Huan Hoang

Array ( [id] => 1398123 [patent_doc_number] => 06556479 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-29 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/198996 [patent_app_country] => US [patent_app_date] => 2002-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 18 [patent_no_of_words] => 11654 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/556/06556479.pdf [firstpage_image] =>[orig_patent_app_number] => 10198996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6395698 [patent_doc_number] => 20020181281 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Memory with row redundancy' [patent_app_type] => new [patent_app_number] => 10/199728 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4971 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20020181281.pdf [firstpage_image] =>[orig_patent_app_number] => 10199728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6734440 [patent_doc_number] => 20030012075 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-16 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/193223 [patent_app_country] => US [patent_app_date] => 2002-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8296 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 353 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20030012075.pdf [firstpage_image] =>[orig_patent_app_number] => 10193223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1303761 [patent_doc_number] => 06628560 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-09-30 [patent_title] => 'Dynamic semiconductor memory device with adjustable refresh frequency' [patent_app_type] => B2 [patent_app_number] => 10/192721 [patent_app_country] => US [patent_app_date] => 2002-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4373 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/628/06628560.pdf [firstpage_image] =>[orig_patent_app_number] => 10192721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1310684 [patent_doc_number] => 06621754 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Memory interface control circuit' [patent_app_type] => B1 [patent_app_number] => 10/192622 [patent_app_country] => US [patent_app_date] => 2002-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1319 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/621/06621754.pdf [firstpage_image] =>[orig_patent_app_number] => 10192622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1303778 [patent_doc_number] => 06628563 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Flash memory array for multiple simultaneous operations' [patent_app_type] => B1 [patent_app_number] => 10/191228 [patent_app_country] => US [patent_app_date] => 2002-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 9221 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/628/06628563.pdf [firstpage_image] =>[orig_patent_app_number] => 10191228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6644001 [patent_doc_number] => 20030007382 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/190812 [patent_app_country] => US [patent_app_date] => 2002-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3296 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20030007382.pdf [firstpage_image] =>[orig_patent_app_number] => 10190812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6687323 [patent_doc_number] => 20030031046 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Thin film magnetic memory device realizing both high-speed data reading operation and stable operation' [patent_app_type] => new [patent_app_number] => 10/189528 [patent_app_country] => US [patent_app_date] => 2002-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 12364 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20030031046.pdf [firstpage_image] =>[orig_patent_app_number] => 10189528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6754587 [patent_doc_number] => 20030002363 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Integrated dynamic memory and method for operating it' [patent_app_type] => new [patent_app_number] => 10/185628 [patent_app_country] => US [patent_app_date] => 2002-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2547 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20030002363.pdf [firstpage_image] =>[orig_patent_app_number] => 10185628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1310482 [patent_doc_number] => 06621729 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Sense amplifier incorporating a symmetric midpoint reference' [patent_app_type] => B1 [patent_app_number] => 10/185224 [patent_app_country] => US [patent_app_date] => 2002-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3470 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/621/06621729.pdf [firstpage_image] =>[orig_patent_app_number] => 10185224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1216125 [patent_doc_number] => 06711068 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => 'Balanced load memory and method of operation' [patent_app_type] => B2 [patent_app_number] => 10/184720 [patent_app_country] => US [patent_app_date] => 2002-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7726 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/711/06711068.pdf [firstpage_image] =>[orig_patent_app_number] => 10184720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6546785 [patent_doc_number] => 20020163836 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-07 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 10/180083 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7826 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 294 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20020163836.pdf [firstpage_image] =>[orig_patent_app_number] => 10180083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1126951 [patent_doc_number] => 06795334 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-21 [patent_title] => 'Magnetic random access memory' [patent_app_type] => B2 [patent_app_number] => 10/180024 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 194 [patent_figures_cnt] => 228 [patent_no_of_words] => 54889 [patent_no_of_claims] => 103 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/795/06795334.pdf [firstpage_image] =>[orig_patent_app_number] => 10180024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6435534 [patent_doc_number] => 20020176282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/175958 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 57 [patent_figures_cnt] => 57 [patent_no_of_words] => 40432 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20020176282.pdf [firstpage_image] =>[orig_patent_app_number] => 10175958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1126938 [patent_doc_number] => 06795329 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-21 [patent_title] => 'Memory integrated circuit' [patent_app_type] => B2 [patent_app_number] => 10/177324 [patent_app_country] => US [patent_app_date] => 2002-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3481 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/795/06795329.pdf [firstpage_image] =>[orig_patent_app_number] => 10177324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1384611 [patent_doc_number] => 06567333 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-20 [patent_title] => 'Fuse circuit using anti-fuse and method for searching for failed address in semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 10/173027 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 35 [patent_no_of_words] => 12791 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567333.pdf [firstpage_image] =>[orig_patent_app_number] => 10173027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1442630 [patent_doc_number] => 06496431 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-17 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B1 [patent_app_number] => 10/173431 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 30 [patent_no_of_words] => 12493 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/496/06496431.pdf [firstpage_image] =>[orig_patent_app_number] => 10173431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1425299 [patent_doc_number] => 06512709 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B1 [patent_app_number] => 10/173429 [patent_app_country] => US [patent_app_date] => 2002-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 30 [patent_no_of_words] => 12500 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/512/06512709.pdf [firstpage_image] =>[orig_patent_app_number] => 10173429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6759949 [patent_doc_number] => 20030123310 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-03 [patent_title] => 'Semiconductor memory device having write column select gate' [patent_app_type] => new [patent_app_number] => 10/166122 [patent_app_country] => US [patent_app_date] => 2002-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8743 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20030123310.pdf [firstpage_image] =>[orig_patent_app_number] => 10166122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1334672 [patent_doc_number] => 06600681 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'Method and apparatus for calibrating DQS qualification in a memory controller' [patent_app_type] => B1 [patent_app_number] => 10/165920 [patent_app_country] => US [patent_app_date] => 2002-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5162 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/600/06600681.pdf [firstpage_image] =>[orig_patent_app_number] => 10165920 [rel_patent_id] =>[rel_patent_doc_number] =>)