Huan Hoang

Array ( [id] => 1555188 [patent_doc_number] => 06400639 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Wordline decoder system and method' [patent_app_type] => B1 [patent_app_number] => 09/712628 [patent_app_country] => US [patent_app_date] => 2000-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1452 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400639.pdf [firstpage_image] =>[orig_patent_app_number] => 09712628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1496480 [patent_doc_number] => 06343048 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Operation mode setting circuit of semiconductor memory device and method for setting thereof' [patent_app_type] => B1 [patent_app_number] => 09/710221 [patent_app_country] => US [patent_app_date] => 2000-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3219 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/343/06343048.pdf [firstpage_image] =>[orig_patent_app_number] => 09710221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1470061 [patent_doc_number] => 06459642 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Semiconductor memory device' [patent_app_type] => B1 [patent_app_number] => 09/703820 [patent_app_country] => US [patent_app_date] => 2000-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 4180 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/459/06459642.pdf [firstpage_image] =>[orig_patent_app_number] => 09703820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1406910 [patent_doc_number] => 06549462 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Memory cell of nonvolatile semiconductor memory device' [patent_app_type] => B1 [patent_app_number] => 09/699632 [patent_app_country] => US [patent_app_date] => 2000-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 47 [patent_no_of_words] => 14221 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/549/06549462.pdf [firstpage_image] =>[orig_patent_app_number] => 09699632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1463697 [patent_doc_number] => 06392917 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Nonvolatile ferroelectric memory and method for fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/698226 [patent_app_country] => US [patent_app_date] => 2000-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 65 [patent_no_of_words] => 13644 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/392/06392917.pdf [firstpage_image] =>[orig_patent_app_number] => 09698226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1482884 [patent_doc_number] => 06452835 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'pMos analog EEPROM cell' [patent_app_type] => B1 [patent_app_number] => 09/699059 [patent_app_country] => US [patent_app_date] => 2000-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 19 [patent_no_of_words] => 7053 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/452/06452835.pdf [firstpage_image] =>[orig_patent_app_number] => 09699059 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1478455 [patent_doc_number] => 06388921 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Nonvolatile semiconductor memory device with improved reliability and operation speed' [patent_app_type] => B1 [patent_app_number] => 09/695224 [patent_app_country] => US [patent_app_date] => 2000-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 6689 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/388/06388921.pdf [firstpage_image] =>[orig_patent_app_number] => 09695224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1567680 [patent_doc_number] => 06339558 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-15 [patent_title] => 'FIFO memory device and FIFO control method' [patent_app_type] => B1 [patent_app_number] => 09/688022 [patent_app_country] => US [patent_app_date] => 2000-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 27 [patent_no_of_words] => 5618 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/339/06339558.pdf [firstpage_image] =>[orig_patent_app_number] => 09688022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1538418 [patent_doc_number] => 06337810 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Semiconductor memory device and method for reading data' [patent_app_type] => B1 [patent_app_number] => 09/688324 [patent_app_country] => US [patent_app_date] => 2000-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 25318 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/337/06337810.pdf [firstpage_image] =>[orig_patent_app_number] => 09688324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4384524 [patent_doc_number] => 06288960 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Bias circuit for read amplifier circuits for memories' [patent_app_type] => 1 [patent_app_number] => 9/686326 [patent_app_country] => US [patent_app_date] => 2000-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2222 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288960.pdf [firstpage_image] =>[orig_patent_app_number] => 686326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1496464 [patent_doc_number] => 06343044 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Super low-power generator system for embedded applications' [patent_app_type] => B1 [patent_app_number] => 09/679124 [patent_app_country] => US [patent_app_date] => 2000-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5283 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/343/06343044.pdf [firstpage_image] =>[orig_patent_app_number] => 09679124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4369485 [patent_doc_number] => 06219287 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Fail memory circuit and interleave copy method of the same' [patent_app_type] => 1 [patent_app_number] => 9/671126 [patent_app_country] => US [patent_app_date] => 2000-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3096 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/219/06219287.pdf [firstpage_image] =>[orig_patent_app_number] => 671126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4283297 [patent_doc_number] => 06307791 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/667220 [patent_app_country] => US [patent_app_date] => 2000-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5455 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/307/06307791.pdf [firstpage_image] =>[orig_patent_app_number] => 667220 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4263097 [patent_doc_number] => 06222792 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Phase control circuit, semiconductor device and semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 9/666598 [patent_app_country] => US [patent_app_date] => 2000-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 23 [patent_no_of_words] => 12960 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 529 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222792.pdf [firstpage_image] =>[orig_patent_app_number] => 666598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1504287 [patent_doc_number] => 06487102 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-26 [patent_title] => 'Memory module having buffer for isolating stacked memory devices' [patent_app_type] => B1 [patent_app_number] => 09/666528 [patent_app_country] => US [patent_app_date] => 2000-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1114 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/487/06487102.pdf [firstpage_image] =>[orig_patent_app_number] => 09666528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1555164 [patent_doc_number] => 06400631 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Circuit, system and method for executing a refresh in an active memory bank' [patent_app_type] => B1 [patent_app_number] => 09/662728 [patent_app_country] => US [patent_app_date] => 2000-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1375 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400631.pdf [firstpage_image] =>[orig_patent_app_number] => 09662728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1567622 [patent_doc_number] => 06339546 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-15 [patent_title] => 'Storage device counting error correction' [patent_app_type] => B1 [patent_app_number] => 09/662926 [patent_app_country] => US [patent_app_date] => 2000-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3683 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/339/06339546.pdf [firstpage_image] =>[orig_patent_app_number] => 09662926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4291124 [patent_doc_number] => 06282133 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Semiconductor memory device having a delay circuit for generating a read timing' [patent_app_type] => 1 [patent_app_number] => 9/660227 [patent_app_country] => US [patent_app_date] => 2000-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 24 [patent_no_of_words] => 7448 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282133.pdf [firstpage_image] =>[orig_patent_app_number] => 660227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4341830 [patent_doc_number] => 06320788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Programmable impedance device' [patent_app_type] => 1 [patent_app_number] => 9/658963 [patent_app_country] => US [patent_app_date] => 2000-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5660 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320788.pdf [firstpage_image] =>[orig_patent_app_number] => 658963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4344906 [patent_doc_number] => 06314037 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Semiconductor integrated circuit device using BiCMOS technology' [patent_app_type] => 1 [patent_app_number] => 9/658038 [patent_app_country] => US [patent_app_date] => 2000-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 58 [patent_figures_cnt] => 69 [patent_no_of_words] => 24657 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/314/06314037.pdf [firstpage_image] =>[orig_patent_app_number] => 658038 [rel_patent_id] =>[rel_patent_doc_number] =>)