Huan Hoang

Array ( [id] => 4171433 [patent_doc_number] => 06115289 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Flash memory device' [patent_app_type] => 1 [patent_app_number] => 9/288106 [patent_app_country] => US [patent_app_date] => 1999-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 27 [patent_no_of_words] => 2561 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/115/06115289.pdf [firstpage_image] =>[orig_patent_app_number] => 288106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553229 [patent_doc_number] => 06446242 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-03 [patent_title] => 'Method and apparatus for storing a validation number in a field-programmable gate array' [patent_app_type] => B1 [patent_app_number] => 09/285563 [patent_app_country] => US [patent_app_date] => 1999-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5293 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/446/06446242.pdf [firstpage_image] =>[orig_patent_app_number] => 09285563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4144866 [patent_doc_number] => 06016284 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-18 [patent_title] => 'Address transition detector for memory device' [patent_app_type] => 1 [patent_app_number] => 9/275737 [patent_app_country] => US [patent_app_date] => 1999-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3890 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/016/06016284.pdf [firstpage_image] =>[orig_patent_app_number] => 275737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1519813 [patent_doc_number] => 06421816 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Semiconductor device, semiconductor device design method, semiconductor device design method recording medium, and semiconductor device design support system' [patent_app_type] => B1 [patent_app_number] => 09/274659 [patent_app_country] => US [patent_app_date] => 1999-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 44 [patent_no_of_words] => 14647 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/421/06421816.pdf [firstpage_image] =>[orig_patent_app_number] => 09274659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4262534 [patent_doc_number] => 06222754 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Digital signal recording/reproducing method' [patent_app_type] => 1 [patent_app_number] => 9/270510 [patent_app_country] => US [patent_app_date] => 1999-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 7972 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222754.pdf [firstpage_image] =>[orig_patent_app_number] => 270510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4187931 [patent_doc_number] => 06084817 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Semiconductor memory with transfer buffer structure' [patent_app_type] => 1 [patent_app_number] => 9/264928 [patent_app_country] => US [patent_app_date] => 1999-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 23 [patent_no_of_words] => 13534 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084817.pdf [firstpage_image] =>[orig_patent_app_number] => 264928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4368525 [patent_doc_number] => 06175529 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Semiconductor integrated circuit device and method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/263839 [patent_app_country] => US [patent_app_date] => 1999-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9833 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/175/06175529.pdf [firstpage_image] =>[orig_patent_app_number] => 263839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152995 [patent_doc_number] => 06061279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Delay circuit for analog signals' [patent_app_type] => 1 [patent_app_number] => 9/263938 [patent_app_country] => US [patent_app_date] => 1999-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 48 [patent_no_of_words] => 9810 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/061/06061279.pdf [firstpage_image] =>[orig_patent_app_number] => 263938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4082446 [patent_doc_number] => 06069824 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-30 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/261138 [patent_app_country] => US [patent_app_date] => 1999-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4833 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/069/06069824.pdf [firstpage_image] =>[orig_patent_app_number] => 261138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4219541 [patent_doc_number] => 06028815 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Integrated memory' [patent_app_type] => 1 [patent_app_number] => 9/258940 [patent_app_country] => US [patent_app_date] => 1999-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 6582 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028815.pdf [firstpage_image] =>[orig_patent_app_number] => 258940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4425515 [patent_doc_number] => 06178108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/258462 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 19 [patent_no_of_words] => 12178 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/178/06178108.pdf [firstpage_image] =>[orig_patent_app_number] => 258462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4298401 [patent_doc_number] => 06269021 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-31 [patent_title] => 'Memory cell of nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/261458 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 47 [patent_no_of_words] => 13556 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/269/06269021.pdf [firstpage_image] =>[orig_patent_app_number] => 261458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564284 [patent_doc_number] => 06438049 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Variable equilibrate voltage circuit for paired digit lines' [patent_app_type] => B1 [patent_app_number] => 09/256125 [patent_app_country] => US [patent_app_date] => 1999-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3753 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/438/06438049.pdf [firstpage_image] =>[orig_patent_app_number] => 09256125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4420195 [patent_doc_number] => 06266291 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Voltage independent fuse circuit and method' [patent_app_type] => 1 [patent_app_number] => 9/256328 [patent_app_country] => US [patent_app_date] => 1999-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4261 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/266/06266291.pdf [firstpage_image] =>[orig_patent_app_number] => 256328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245955 [patent_doc_number] => 06075724 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Method for sorting semiconductor devices having a plurality of non-volatile memory cells' [patent_app_type] => 1 [patent_app_number] => 9/255410 [patent_app_country] => US [patent_app_date] => 1999-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3546 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/075/06075724.pdf [firstpage_image] =>[orig_patent_app_number] => 255410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185376 [patent_doc_number] => 06141259 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Dynamic random access memory having reduced array voltage' [patent_app_type] => 1 [patent_app_number] => 9/252409 [patent_app_country] => US [patent_app_date] => 1999-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 7951 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/141/06141259.pdf [firstpage_image] =>[orig_patent_app_number] => 252409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4170226 [patent_doc_number] => 06157569 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-05 [patent_title] => 'Non-volatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 9/251406 [patent_app_country] => US [patent_app_date] => 1999-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8284 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/157/06157569.pdf [firstpage_image] =>[orig_patent_app_number] => 251406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4425529 [patent_doc_number] => 06178112 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Element exploiting magnetic material and addressing method therefor' [patent_app_type] => 1 [patent_app_number] => 9/248907 [patent_app_country] => US [patent_app_date] => 1999-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 66 [patent_no_of_words] => 38543 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/178/06178112.pdf [firstpage_image] =>[orig_patent_app_number] => 248907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4369351 [patent_doc_number] => 06169700 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Wait state generator circuit and method to allow asynchronous, simultaneous access by two processors' [patent_app_type] => 1 [patent_app_number] => 9/244040 [patent_app_country] => US [patent_app_date] => 1999-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3837 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/169/06169700.pdf [firstpage_image] =>[orig_patent_app_number] => 244040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4140187 [patent_doc_number] => 06128226 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Method and apparatus for operating with a close to ground signal' [patent_app_type] => 1 [patent_app_number] => 9/244439 [patent_app_country] => US [patent_app_date] => 1999-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 5448 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/128/06128226.pdf [firstpage_image] =>[orig_patent_app_number] => 244439 [rel_patent_id] =>[rel_patent_doc_number] =>)