Huan Hoang

Array ( [id] => 4017412 [patent_doc_number] => 06005799 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Methods and circuits for single-memory dynamic cell multivalue data storage' [patent_app_type] => 1 [patent_app_number] => 9/130136 [patent_app_country] => US [patent_app_date] => 1998-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5315 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/005/06005799.pdf [firstpage_image] =>[orig_patent_app_number] => 130136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4103052 [patent_doc_number] => 06134175 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Memory address decode array with vertical transistors' [patent_app_type] => 1 [patent_app_number] => 9/128848 [patent_app_country] => US [patent_app_date] => 1998-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 5617 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/134/06134175.pdf [firstpage_image] =>[orig_patent_app_number] => 128848 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4108694 [patent_doc_number] => 06049476 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-11 [patent_title] => 'High memory capacity DIMM with data and state memory' [patent_app_type] => 1 [patent_app_number] => 9/126944 [patent_app_country] => US [patent_app_date] => 1998-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 9341 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/049/06049476.pdf [firstpage_image] =>[orig_patent_app_number] => 126944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4011781 [patent_doc_number] => 05986918 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Synchronous read only memory device' [patent_app_type] => 1 [patent_app_number] => 9/124340 [patent_app_country] => US [patent_app_date] => 1998-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 7088 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/986/05986918.pdf [firstpage_image] =>[orig_patent_app_number] => 124340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4246317 [patent_doc_number] => 06075749 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/123447 [patent_app_country] => US [patent_app_date] => 1998-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 6322 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/075/06075749.pdf [firstpage_image] =>[orig_patent_app_number] => 123447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4025748 [patent_doc_number] => 05963472 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Information storage apparatus and method for operating the same' [patent_app_type] => 1 [patent_app_number] => 9/120180 [patent_app_country] => US [patent_app_date] => 1998-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 115 [patent_no_of_words] => 17889 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963472.pdf [firstpage_image] =>[orig_patent_app_number] => 120180 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3960542 [patent_doc_number] => 05991218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 9/116145 [patent_app_country] => US [patent_app_date] => 1998-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 24 [patent_no_of_words] => 16311 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/991/05991218.pdf [firstpage_image] =>[orig_patent_app_number] => 116145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4038656 [patent_doc_number] => 05903507 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Semiconductor memory device with reduced current consumption in data holding mode' [patent_app_type] => 1 [patent_app_number] => 9/115515 [patent_app_country] => US [patent_app_date] => 1998-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 60 [patent_no_of_words] => 25427 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903507.pdf [firstpage_image] =>[orig_patent_app_number] => 115515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3932619 [patent_doc_number] => 05914902 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Synchronous memory tester' [patent_app_type] => 1 [patent_app_number] => 9/115386 [patent_app_country] => US [patent_app_date] => 1998-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 31099 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 409 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/914/05914902.pdf [firstpage_image] =>[orig_patent_app_number] => 115386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4159778 [patent_doc_number] => 06064621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Multi-bank clock synchronous type semiconductor memory device having improved memory array and power supply arrangement' [patent_app_type] => 1 [patent_app_number] => 9/113147 [patent_app_country] => US [patent_app_date] => 1998-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 40 [patent_no_of_words] => 20450 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/064/06064621.pdf [firstpage_image] =>[orig_patent_app_number] => 113147 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3953402 [patent_doc_number] => 05973974 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Regressive drive sense amplifier' [patent_app_type] => 1 [patent_app_number] => 9/111405 [patent_app_country] => US [patent_app_date] => 1998-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5870 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973974.pdf [firstpage_image] =>[orig_patent_app_number] => 111405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4097122 [patent_doc_number] => 06026046 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-15 [patent_title] => 'Apparatus for decoding addresses' [patent_app_type] => 1 [patent_app_number] => 9/111244 [patent_app_country] => US [patent_app_date] => 1998-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4201 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/026/06026046.pdf [firstpage_image] =>[orig_patent_app_number] => 111244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3953155 [patent_doc_number] => 05973958 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Interlaced storage and sense technique for flash multi-level devices' [patent_app_type] => 1 [patent_app_number] => 9/103046 [patent_app_country] => US [patent_app_date] => 1998-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4217 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973958.pdf [firstpage_image] =>[orig_patent_app_number] => 103046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3998172 [patent_doc_number] => 05959894 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/098747 [patent_app_country] => US [patent_app_date] => 1998-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 56 [patent_figures_cnt] => 82 [patent_no_of_words] => 39687 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/959/05959894.pdf [firstpage_image] =>[orig_patent_app_number] => 098747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4064299 [patent_doc_number] => 05933374 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Memory with reduced wire connections' [patent_app_type] => 1 [patent_app_number] => 9/097545 [patent_app_country] => US [patent_app_date] => 1998-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3749 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933374.pdf [firstpage_image] =>[orig_patent_app_number] => 097545 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4026191 [patent_doc_number] => 05963501 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Dynamic clock signal generating circuit for use in synchronous dynamic random access memory devices' [patent_app_type] => 1 [patent_app_number] => 9/096447 [patent_app_country] => US [patent_app_date] => 1998-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1623 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963501.pdf [firstpage_image] =>[orig_patent_app_number] => 096447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4034474 [patent_doc_number] => 05926418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Nonvolatile memory' [patent_app_type] => 1 [patent_app_number] => 9/096274 [patent_app_country] => US [patent_app_date] => 1998-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4645 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926418.pdf [firstpage_image] =>[orig_patent_app_number] => 096274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4252085 [patent_doc_number] => 06091662 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Semiconductor synchronous pipeline memory having data amplifiers selectively supplied with data signals' [patent_app_type] => 1 [patent_app_number] => 9/093339 [patent_app_country] => US [patent_app_date] => 1998-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 8268 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/091/06091662.pdf [firstpage_image] =>[orig_patent_app_number] => 093339 [rel_patent_id] =>[rel_patent_doc_number] =>)