Huan Hoang

Array ( [id] => 3866666 [patent_doc_number] => 05768178 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Data transfer circuit in a memory device' [patent_app_type] => 1 [patent_app_number] => 8/831392 [patent_app_country] => US [patent_app_date] => 1997-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 7278 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768178.pdf [firstpage_image] =>[orig_patent_app_number] => 831392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3905048 [patent_doc_number] => 05835417 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/831743 [patent_app_country] => US [patent_app_date] => 1997-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6661 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835417.pdf [firstpage_image] =>[orig_patent_app_number] => 831743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836010 [patent_doc_number] => 05732017 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Combined program and data nonvolatile memory with concurrent program-read/data write capability' [patent_app_type] => 1 [patent_app_number] => 8/829378 [patent_app_country] => US [patent_app_date] => 1997-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4469 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 298 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/732/05732017.pdf [firstpage_image] =>[orig_patent_app_number] => 829378 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853770 [patent_doc_number] => 05848013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Row decoding circuit for semiconductor non-volatile electrically programmable memory and corresponding method' [patent_app_type] => 1 [patent_app_number] => 8/824616 [patent_app_country] => US [patent_app_date] => 1997-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4160 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/848/05848013.pdf [firstpage_image] =>[orig_patent_app_number] => 824616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3898951 [patent_doc_number] => 05724298 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Low leakage data retention power supply circuit' [patent_app_type] => 1 [patent_app_number] => 8/823266 [patent_app_country] => US [patent_app_date] => 1997-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3942 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724298.pdf [firstpage_image] =>[orig_patent_app_number] => 823266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4067351 [patent_doc_number] => 05864509 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'Method and apparatus for reducing continuous write cycle current in memory device' [patent_app_type] => 1 [patent_app_number] => 8/816877 [patent_app_country] => US [patent_app_date] => 1997-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3667 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/864/05864509.pdf [firstpage_image] =>[orig_patent_app_number] => 816877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3964348 [patent_doc_number] => 05978300 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Semiconductor memory having an overlaid bus structure' [patent_app_type] => 1 [patent_app_number] => 8/814979 [patent_app_country] => US [patent_app_date] => 1997-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 23 [patent_no_of_words] => 13527 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/978/05978300.pdf [firstpage_image] =>[orig_patent_app_number] => 814979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3937216 [patent_doc_number] => 05946244 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Delay-locked loop with binary-coupled capacitor' [patent_app_type] => 1 [patent_app_number] => 8/811918 [patent_app_country] => US [patent_app_date] => 1997-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 7252 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946244.pdf [firstpage_image] =>[orig_patent_app_number] => 811918 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3791933 [patent_doc_number] => 05821829 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Integrated circuit waith automatic compensation for deviations of the capacitances from nominal values' [patent_app_type] => 1 [patent_app_number] => 8/810032 [patent_app_country] => US [patent_app_date] => 1997-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3200 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821829.pdf [firstpage_image] =>[orig_patent_app_number] => 810032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3814930 [patent_doc_number] => 05831482 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Method and apparatus for self-tuning a voltage controlled oscillator (VCO)' [patent_app_type] => 1 [patent_app_number] => 8/810279 [patent_app_country] => US [patent_app_date] => 1997-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1787 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831482.pdf [firstpage_image] =>[orig_patent_app_number] => 810279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3882893 [patent_doc_number] => 05825252 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Synthesized oscillation circuit' [patent_app_type] => 1 [patent_app_number] => 8/806988 [patent_app_country] => US [patent_app_date] => 1997-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3872 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/825/05825252.pdf [firstpage_image] =>[orig_patent_app_number] => 806988 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3791814 [patent_doc_number] => 05821821 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'ICO based linear gain VCO with non-linear V/I converter' [patent_app_type] => 1 [patent_app_number] => 8/804825 [patent_app_country] => US [patent_app_date] => 1997-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2129 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821821.pdf [firstpage_image] =>[orig_patent_app_number] => 804825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3835958 [patent_doc_number] => 05732014 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Merged transistor structure for gain memory cell' [patent_app_type] => 1 [patent_app_number] => 8/804179 [patent_app_country] => US [patent_app_date] => 1997-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 7038 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/732/05732014.pdf [firstpage_image] =>[orig_patent_app_number] => 804179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3756932 [patent_doc_number] => 05717647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Expandable data width sam for a multiport ram' [patent_app_type] => 1 [patent_app_number] => 8/802724 [patent_app_country] => US [patent_app_date] => 1997-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 4193 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717647.pdf [firstpage_image] =>[orig_patent_app_number] => 802724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4000527 [patent_doc_number] => 05892410 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Method and apparatus for transmitting radio frequency signals' [patent_app_type] => 1 [patent_app_number] => 8/802832 [patent_app_country] => US [patent_app_date] => 1997-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1181 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892410.pdf [firstpage_image] =>[orig_patent_app_number] => 802832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892416 [patent_doc_number] => 05748537 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Method and apparatus for storing items in flash memory' [patent_app_type] => 1 [patent_app_number] => 8/799907 [patent_app_country] => US [patent_app_date] => 1997-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2845 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748537.pdf [firstpage_image] =>[orig_patent_app_number] => 799907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4061240 [patent_doc_number] => 05870344 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-09 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/799209 [patent_app_country] => US [patent_app_date] => 1997-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3731 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/870/05870344.pdf [firstpage_image] =>[orig_patent_app_number] => 799209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845973 [patent_doc_number] => 05815462 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Synchronous semiconductor memory device and synchronous memory module' [patent_app_type] => 1 [patent_app_number] => 8/800905 [patent_app_country] => US [patent_app_date] => 1997-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 45 [patent_no_of_words] => 22694 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/815/05815462.pdf [firstpage_image] =>[orig_patent_app_number] => 800905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3784834 [patent_doc_number] => 05818282 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Bridge circuitry comprising series connection of vertical and lateral MOSFETS' [patent_app_type] => 1 [patent_app_number] => 8/797313 [patent_app_country] => US [patent_app_date] => 1997-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 8038 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 389 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818282.pdf [firstpage_image] =>[orig_patent_app_number] => 797313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3785114 [patent_doc_number] => 05818302 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Automatic frequency control oscillation circuit' [patent_app_type] => 1 [patent_app_number] => 8/795566 [patent_app_country] => US [patent_app_date] => 1997-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 4908 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818302.pdf [firstpage_image] =>[orig_patent_app_number] => 795566 [rel_patent_id] =>[rel_patent_doc_number] =>)