Huan Hoang

Array ( [id] => 3843694 [patent_doc_number] => 05740102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Data retention circuit and semiconductor memory device using the same' [patent_app_type] => 1 [patent_app_number] => 8/754124 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 8856 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/740/05740102.pdf [firstpage_image] =>[orig_patent_app_number] => 754124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3790226 [patent_doc_number] => 05757714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Semiconductor memory device with on-chip boosted power supply voltage generator' [patent_app_type] => 1 [patent_app_number] => 8/755477 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2640 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757714.pdf [firstpage_image] =>[orig_patent_app_number] => 755477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780977 [patent_doc_number] => 05734622 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'MOS static RAM with improved soft error resistance; high-level supply voltage drop detection circuit and complementary signal transition detection circuit for the same; and semiconductor device with improved intersignal time margin' [patent_app_type] => 1 [patent_app_number] => 8/755550 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 94 [patent_no_of_words] => 17883 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734622.pdf [firstpage_image] =>[orig_patent_app_number] => 755550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3739131 [patent_doc_number] => 05703817 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-30 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/748779 [patent_app_country] => US [patent_app_date] => 1996-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 7457 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/703/05703817.pdf [firstpage_image] =>[orig_patent_app_number] => 748779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3809085 [patent_doc_number] => 05828593 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'Large-capacity content addressable memory' [patent_app_type] => 1 [patent_app_number] => 8/748928 [patent_app_country] => US [patent_app_date] => 1996-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 6038 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828593.pdf [firstpage_image] =>[orig_patent_app_number] => 748928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825219 [patent_doc_number] => 05812482 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Wordline wakeup circuit for use in a pulsed wordline design' [patent_app_type] => 1 [patent_app_number] => 8/748861 [patent_app_country] => US [patent_app_date] => 1996-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3483 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812482.pdf [firstpage_image] =>[orig_patent_app_number] => 748861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3753433 [patent_doc_number] => 05754487 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Bit line precharge circuit' [patent_app_type] => 1 [patent_app_number] => 8/749277 [patent_app_country] => US [patent_app_date] => 1996-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 1786 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754487.pdf [firstpage_image] =>[orig_patent_app_number] => 749277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853678 [patent_doc_number] => 05745406 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'High-speed, low-current magnetoresistive memory device' [patent_app_type] => 1 [patent_app_number] => 8/745479 [patent_app_country] => US [patent_app_date] => 1996-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 6912 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745406.pdf [firstpage_image] =>[orig_patent_app_number] => 745479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3943229 [patent_doc_number] => 05929687 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Signal transmitting circuit, signal receiving circuit, signal transmitting/receiving circuit, signal transmitting method, signal receiving method signal transmitting/receiving method, semiconductor integrated circuit, and control method thereof' [patent_app_type] => 1 [patent_app_number] => 8/744664 [patent_app_country] => US [patent_app_date] => 1996-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 40 [patent_no_of_words] => 14335 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/929/05929687.pdf [firstpage_image] =>[orig_patent_app_number] => 744664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4061170 [patent_doc_number] => 05870339 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-09 [patent_title] => 'MOS semiconductor device with memory cells each having storage capacitor and transfer transistor' [patent_app_type] => 1 [patent_app_number] => 8/742924 [patent_app_country] => US [patent_app_date] => 1996-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 47 [patent_no_of_words] => 12257 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/870/05870339.pdf [firstpage_image] =>[orig_patent_app_number] => 742924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3631183 [patent_doc_number] => 05689469 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-18 [patent_title] => 'Semiconductor memory devices' [patent_app_type] => 1 [patent_app_number] => 8/742537 [patent_app_country] => US [patent_app_date] => 1996-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 9796 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/689/05689469.pdf [firstpage_image] =>[orig_patent_app_number] => 742537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892175 [patent_doc_number] => 05748520 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Semiconductor memory device having minimal leakage current' [patent_app_type] => 1 [patent_app_number] => 8/741618 [patent_app_country] => US [patent_app_date] => 1996-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 9796 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748520.pdf [firstpage_image] =>[orig_patent_app_number] => 741618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738377 [patent_doc_number] => 05671172 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Method of pedestal and common-mode noise correction for switched-capacitor analog memories' [patent_app_type] => 1 [patent_app_number] => 8/738626 [patent_app_country] => US [patent_app_date] => 1996-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2686 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671172.pdf [firstpage_image] =>[orig_patent_app_number] => 738626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780024 [patent_doc_number] => 05850359 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-15 [patent_title] => 'Asynchronous high speed zero DC-current SRAM system' [patent_app_type] => 1 [patent_app_number] => 8/740379 [patent_app_country] => US [patent_app_date] => 1996-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4502 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/850/05850359.pdf [firstpage_image] =>[orig_patent_app_number] => 740379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3948634 [patent_doc_number] => 05872736 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'High speed input buffer' [patent_app_type] => 1 [patent_app_number] => 8/738529 [patent_app_country] => US [patent_app_date] => 1996-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 2620 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872736.pdf [firstpage_image] =>[orig_patent_app_number] => 738529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3798525 [patent_doc_number] => 05737266 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Methods and apparatus for programming content-addressable memories using floating-gate memory cells' [patent_app_type] => 1 [patent_app_number] => 8/738231 [patent_app_country] => US [patent_app_date] => 1996-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3735 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/737/05737266.pdf [firstpage_image] =>[orig_patent_app_number] => 738231 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3900720 [patent_doc_number] => 05777926 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Row decoder circuit for PMOS non-volatile memory cell which uses channel hot electrons for programming' [patent_app_type] => 1 [patent_app_number] => 8/738434 [patent_app_country] => US [patent_app_date] => 1996-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4734 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/777/05777926.pdf [firstpage_image] =>[orig_patent_app_number] => 738434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3904866 [patent_doc_number] => 05835406 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Apparatus and method for selecting data bits read from a multistate memory' [patent_app_type] => 1 [patent_app_number] => 8/736380 [patent_app_country] => US [patent_app_date] => 1996-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 9856 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835406.pdf [firstpage_image] =>[orig_patent_app_number] => 736380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873612 [patent_doc_number] => 05793670 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Static semiconductor memory device including a bipolar transistor in a memory cell, semiconductor device including bipolar transistors and method of manufacturing bipolar transistors' [patent_app_type] => 1 [patent_app_number] => 8/734333 [patent_app_country] => US [patent_app_date] => 1996-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 32 [patent_no_of_words] => 13713 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793670.pdf [firstpage_image] =>[orig_patent_app_number] => 734333 [rel_patent_id] =>[rel_patent_doc_number] =>)