Huan Hoang

Array ( [id] => 3932685 [patent_doc_number] => 05914906 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-22 [patent_title] => 'Field programmable memory array' [patent_app_type] => 1 [patent_app_number] => 8/575312 [patent_app_country] => US [patent_app_date] => 1995-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 52 [patent_no_of_words] => 24705 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/914/05914906.pdf [firstpage_image] =>[orig_patent_app_number] => 575312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3659216 [patent_doc_number] => 05606522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Non-volatile analog memory' [patent_app_type] => 1 [patent_app_number] => 8/575279 [patent_app_country] => US [patent_app_date] => 1995-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4448 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606522.pdf [firstpage_image] =>[orig_patent_app_number] => 575279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738407 [patent_doc_number] => 05671174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Ferroelectric memory device' [patent_app_type] => 1 [patent_app_number] => 8/575078 [patent_app_country] => US [patent_app_date] => 1995-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 7970 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671174.pdf [firstpage_image] =>[orig_patent_app_number] => 575078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3789883 [patent_doc_number] => 05757689 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Semiconductor memory activated by plurality of word lines on same row' [patent_app_type] => 1 [patent_app_number] => 8/565777 [patent_app_country] => US [patent_app_date] => 1995-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 4207 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757689.pdf [firstpage_image] =>[orig_patent_app_number] => 565777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3666686 [patent_doc_number] => 05659499 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-19 [patent_title] => 'Magnetic memory and method therefor' [patent_app_type] => 1 [patent_app_number] => 8/562482 [patent_app_country] => US [patent_app_date] => 1995-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2062 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/659/05659499.pdf [firstpage_image] =>[orig_patent_app_number] => 562482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3657841 [patent_doc_number] => 05640358 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-17 [patent_title] => 'Burst transmission semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/561880 [patent_app_country] => US [patent_app_date] => 1995-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 55 [patent_no_of_words] => 3781 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/640/05640358.pdf [firstpage_image] =>[orig_patent_app_number] => 561880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697581 [patent_doc_number] => 05644528 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Non-volatile memory having a cell applying to multi-bit data by multi-layered floating gate architecture and programming method for the same' [patent_app_type] => 1 [patent_app_number] => 8/563885 [patent_app_country] => US [patent_app_date] => 1995-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 6959 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644528.pdf [firstpage_image] =>[orig_patent_app_number] => 563885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3671509 [patent_doc_number] => 05657273 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-12 [patent_title] => 'Semiconductor device capable of concurrently transferring data over read paths and write paths to a memory cell array' [patent_app_type] => 1 [patent_app_number] => 8/558778 [patent_app_country] => US [patent_app_date] => 1995-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6655 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/657/05657273.pdf [firstpage_image] =>[orig_patent_app_number] => 558778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741290 [patent_doc_number] => 05636170 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-03 [patent_title] => 'Low voltage dynamic memory' [patent_app_type] => 1 [patent_app_number] => 8/559183 [patent_app_country] => US [patent_app_date] => 1995-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3708 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/636/05636170.pdf [firstpage_image] =>[orig_patent_app_number] => 559183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697192 [patent_doc_number] => 05696718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-09 [patent_title] => 'Device having an electrically erasable non-volatile memory and process for producing such a device' [patent_app_type] => 1 [patent_app_number] => 8/553877 [patent_app_country] => US [patent_app_date] => 1995-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 3696 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/696/05696718.pdf [firstpage_image] =>[orig_patent_app_number] => 553877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3541337 [patent_doc_number] => 05583822 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Single chip controller-memory device and a memory architecture and methods suitable for implementing the same' [patent_app_type] => 1 [patent_app_number] => 8/551526 [patent_app_country] => US [patent_app_date] => 1995-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 4846 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/583/05583822.pdf [firstpage_image] =>[orig_patent_app_number] => 551526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3629651 [patent_doc_number] => 05642317 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-24 [patent_title] => 'Semiconductor memory device incorporating a test mechanism' [patent_app_type] => 1 [patent_app_number] => 8/551484 [patent_app_country] => US [patent_app_date] => 1995-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 22 [patent_no_of_words] => 14460 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/642/05642317.pdf [firstpage_image] =>[orig_patent_app_number] => 551484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633132 [patent_doc_number] => 05602776 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Non-Volatile, static random access memory with current limiting' [patent_app_type] => 1 [patent_app_number] => 8/549483 [patent_app_country] => US [patent_app_date] => 1995-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6844 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602776.pdf [firstpage_image] =>[orig_patent_app_number] => 549483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3727636 [patent_doc_number] => 05617359 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'Electrically erasable and programmable read only memory device with source voltage controller for quickly erasing data' [patent_app_type] => 1 [patent_app_number] => 8/542176 [patent_app_country] => US [patent_app_date] => 1995-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6561 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/617/05617359.pdf [firstpage_image] =>[orig_patent_app_number] => 542176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566121 [patent_doc_number] => 05574879 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Addressing modes for a dynamic single bit per cell to multiple bit per cell memory' [patent_app_type] => 1 [patent_app_number] => 8/541522 [patent_app_country] => US [patent_app_date] => 1995-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 7899 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574879.pdf [firstpage_image] =>[orig_patent_app_number] => 541522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3622499 [patent_doc_number] => 05566108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Synchronized semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/537478 [patent_app_country] => US [patent_app_date] => 1995-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5259 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566108.pdf [firstpage_image] =>[orig_patent_app_number] => 537478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3914267 [patent_doc_number] => 05836007 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Methods and systems for improving memory component size and access speed including splitting bit lines and alternate pre-charge/access cycles' [patent_app_type] => 1 [patent_app_number] => 8/528177 [patent_app_country] => US [patent_app_date] => 1995-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6995 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/836/05836007.pdf [firstpage_image] =>[orig_patent_app_number] => 528177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3603318 [patent_doc_number] => 05521897 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Double beam optical head' [patent_app_type] => 1 [patent_app_number] => 8/527381 [patent_app_country] => US [patent_app_date] => 1995-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3103 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/521/05521897.pdf [firstpage_image] =>[orig_patent_app_number] => 527381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3657749 [patent_doc_number] => 05638315 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-10 [patent_title] => 'Content addressable memory for a data processing system' [patent_app_type] => 1 [patent_app_number] => 8/527480 [patent_app_country] => US [patent_app_date] => 1995-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 2659 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/638/05638315.pdf [firstpage_image] =>[orig_patent_app_number] => 527480 [rel_patent_id] =>[rel_patent_doc_number] =>)