Huan Hoang

Array ( [id] => 3558004 [patent_doc_number] => 05546339 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Nonvolatile semiconductor memory device equipped with means for suppressing drain disturbance phenomenon' [patent_app_type] => 1 [patent_app_number] => 8/439458 [patent_app_country] => US [patent_app_date] => 1995-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4094 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/546/05546339.pdf [firstpage_image] =>[orig_patent_app_number] => 439458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3657010 [patent_doc_number] => 05629887 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Dynamic semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/429638 [patent_app_country] => US [patent_app_date] => 1995-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 38 [patent_no_of_words] => 7865 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629887.pdf [firstpage_image] =>[orig_patent_app_number] => 429638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3705091 [patent_doc_number] => 05619452 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Semiconductor disk device with a constant data-writing time period' [patent_app_type] => 1 [patent_app_number] => 8/429773 [patent_app_country] => US [patent_app_date] => 1995-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5402 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619452.pdf [firstpage_image] =>[orig_patent_app_number] => 429773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632840 [patent_doc_number] => 05594682 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'High density self-aligned stack in trench DRAM technology' [patent_app_type] => 1 [patent_app_number] => 8/428773 [patent_app_country] => US [patent_app_date] => 1995-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 3057 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594682.pdf [firstpage_image] =>[orig_patent_app_number] => 428773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704782 [patent_doc_number] => 05596544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Very large scale integrated planar read only memory' [patent_app_type] => 1 [patent_app_number] => 8/426037 [patent_app_country] => US [patent_app_date] => 1995-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 39 [patent_no_of_words] => 28894 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596544.pdf [firstpage_image] =>[orig_patent_app_number] => 426037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3560830 [patent_doc_number] => 05572472 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Integrated zener-zap nonvolatile memory cell with programming and pretest capability' [patent_app_type] => 1 [patent_app_number] => 8/421774 [patent_app_country] => US [patent_app_date] => 1995-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2955 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572472.pdf [firstpage_image] =>[orig_patent_app_number] => 421774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633110 [patent_doc_number] => 05594701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Semiconductor memory device having a plurality of blocks' [patent_app_type] => 1 [patent_app_number] => 8/420875 [patent_app_country] => US [patent_app_date] => 1995-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 9803 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594701.pdf [firstpage_image] =>[orig_patent_app_number] => 420875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3705076 [patent_doc_number] => 05619451 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Method for the erasure of a memory, and circuits for the implementation thereof' [patent_app_type] => 1 [patent_app_number] => 8/421671 [patent_app_country] => US [patent_app_date] => 1995-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4486 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619451.pdf [firstpage_image] =>[orig_patent_app_number] => 421671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3657958 [patent_doc_number] => 05638329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-10 [patent_title] => 'MOS semiconductor device with memory cells each having storage capacitor and transfer transistor' [patent_app_type] => 1 [patent_app_number] => 8/420079 [patent_app_country] => US [patent_app_date] => 1995-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 47 [patent_no_of_words] => 12257 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/638/05638329.pdf [firstpage_image] =>[orig_patent_app_number] => 420079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632944 [patent_doc_number] => 05612917 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Semiconductor memory device including improved redundancy circuit' [patent_app_type] => 1 [patent_app_number] => 8/417171 [patent_app_country] => US [patent_app_date] => 1995-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5754 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/612/05612917.pdf [firstpage_image] =>[orig_patent_app_number] => 417171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3608538 [patent_doc_number] => 05559735 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Flash memory having select transistors' [patent_app_type] => 1 [patent_app_number] => 8/412276 [patent_app_country] => US [patent_app_date] => 1995-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3762 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/559/05559735.pdf [firstpage_image] =>[orig_patent_app_number] => 412276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590378 [patent_doc_number] => 05499216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Semiconductor memory device selectively operating divided memory blocks' [patent_app_type] => 1 [patent_app_number] => 8/409575 [patent_app_country] => US [patent_app_date] => 1995-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 5358 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499216.pdf [firstpage_image] =>[orig_patent_app_number] => 409575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3536179 [patent_doc_number] => 05528534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-18 [patent_title] => 'High-density read-only memory employing multiple bit-line interconnection' [patent_app_type] => 1 [patent_app_number] => 8/408673 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2337 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/528/05528534.pdf [firstpage_image] =>[orig_patent_app_number] => 408673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741121 [patent_doc_number] => 05636158 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-03 [patent_title] => 'Irregular pitch layout for a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/402379 [patent_app_country] => US [patent_app_date] => 1995-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 2893 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/636/05636158.pdf [firstpage_image] =>[orig_patent_app_number] => 402379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3521129 [patent_doc_number] => 05563843 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Method and circuitry for preventing propagation of undesired ATD pulses in a flash memory device' [patent_app_type] => 1 [patent_app_number] => 8/401474 [patent_app_country] => US [patent_app_date] => 1995-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3372 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563843.pdf [firstpage_image] =>[orig_patent_app_number] => 401474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3637016 [patent_doc_number] => 05621719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-15 [patent_title] => 'Optical disk and apparatus for reproducing the same' [patent_app_type] => 1 [patent_app_number] => 8/394824 [patent_app_country] => US [patent_app_date] => 1995-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 3980 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/621/05621719.pdf [firstpage_image] =>[orig_patent_app_number] => 394824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3752193 [patent_doc_number] => 05787043 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-28 [patent_title] => 'Semiconductor memory device having a redundancy capability' [patent_app_type] => 1 [patent_app_number] => 8/394765 [patent_app_country] => US [patent_app_date] => 1995-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 5557 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/787/05787043.pdf [firstpage_image] =>[orig_patent_app_number] => 394765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3669016 [patent_doc_number] => 05592407 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-07 [patent_title] => 'Associative memory' [patent_app_type] => 1 [patent_app_number] => 8/393072 [patent_app_country] => US [patent_app_date] => 1995-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 8432 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/592/05592407.pdf [firstpage_image] =>[orig_patent_app_number] => 393072 [rel_patent_id] =>[rel_patent_doc_number] =>)