| Application number | Title of the application | Filing Date | Status |
|---|
| 08/366113 | SEMICONDUCTOR INTEGRATED CIRCUIT | Dec 28, 1994 | Abandoned |
Array
(
[id] => 3636438
[patent_doc_number] => 05621682
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-15
[patent_title] => 'Memory system'
[patent_app_type] => 1
[patent_app_number] => 8/364997
[patent_app_country] => US
[patent_app_date] => 1994-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 72
[patent_no_of_words] => 10867
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/621/05621682.pdf
[firstpage_image] =>[orig_patent_app_number] => 364997
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/364997 | Memory system | Dec 27, 1994 | Issued |
Array
(
[id] => 3622513
[patent_doc_number] => 05566109
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-15
[patent_title] => 'EEPROM, write control method for EEPROM, and IC card'
[patent_app_type] => 1
[patent_app_number] => 8/362973
[patent_app_country] => US
[patent_app_date] => 1994-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 10134
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/566/05566109.pdf
[firstpage_image] =>[orig_patent_app_number] => 362973
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/362973 | EEPROM, write control method for EEPROM, and IC card | Dec 22, 1994 | Issued |
Array
(
[id] => 3553724
[patent_doc_number] => 05555216
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-10
[patent_title] => 'Line decoder circuit for a memory working at low supply voltages'
[patent_app_type] => 1
[patent_app_number] => 8/361313
[patent_app_country] => US
[patent_app_date] => 1994-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4147
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/555/05555216.pdf
[firstpage_image] =>[orig_patent_app_number] => 361313
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/361313 | Line decoder circuit for a memory working at low supply voltages | Dec 20, 1994 | Issued |
| 08/357115 | METHOD FOR PROGRAMMING A SINGLE EPROM OR FLASH MEMORY CELL TO STORE MULTIPLE LEVELS OF DATA | Dec 15, 1994 | Abandoned |
Array
(
[id] => 3520841
[patent_doc_number] => 05563824
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-08
[patent_title] => 'Nonvolatile semiconductor memory device and method of erasing stored data thereof'
[patent_app_type] => 1
[patent_app_number] => 8/357697
[patent_app_country] => US
[patent_app_date] => 1994-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 8795
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/563/05563824.pdf
[firstpage_image] =>[orig_patent_app_number] => 357697
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/357697 | Nonvolatile semiconductor memory device and method of erasing stored data thereof | Dec 15, 1994 | Issued |
Array
(
[id] => 3669160
[patent_doc_number] => 05592416
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-07
[patent_title] => 'Electronic storage circuit'
[patent_app_type] => 1
[patent_app_number] => 8/358000
[patent_app_country] => US
[patent_app_date] => 1994-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5865
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/592/05592416.pdf
[firstpage_image] =>[orig_patent_app_number] => 358000
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/358000 | Electronic storage circuit | Dec 14, 1994 | Issued |
| 08/353312 | MOS STATIC RAM WITH IMPROVED SOFT ERROR RESISTANCE; HIGH-LEVEL SUPPLY VOLTAGE DROP DETECTION CIRCUIT AND COMPLEMENTARY SIGNAL TRANSITION DETECTION CIRCUIT FOR THE SAME; AND SEMICONDUCTOR DEVICE WITH IMPROVED INTERSIGNAL TIME MARGIN | Dec 4, 1994 | Abandoned |
Array
(
[id] => 3622795
[patent_doc_number] => 05566127
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-15
[patent_title] => 'Method for building a compiled static RAM'
[patent_app_type] => 1
[patent_app_number] => 8/345876
[patent_app_country] => US
[patent_app_date] => 1994-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 6806
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/566/05566127.pdf
[firstpage_image] =>[orig_patent_app_number] => 345876
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/345876 | Method for building a compiled static RAM | Nov 27, 1994 | Issued |
Array
(
[id] => 3521004
[patent_doc_number] => 05563834
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-08
[patent_title] => 'Multiport memory and method'
[patent_app_type] => 1
[patent_app_number] => 8/345689
[patent_app_country] => US
[patent_app_date] => 1994-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 36
[patent_no_of_words] => 5101
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/563/05563834.pdf
[firstpage_image] =>[orig_patent_app_number] => 345689
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/345689 | Multiport memory and method | Nov 20, 1994 | Issued |
Array
(
[id] => 3600295
[patent_doc_number] => 05586072
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-17
[patent_title] => 'Multiport memory and method'
[patent_app_type] => 1
[patent_app_number] => 8/346178
[patent_app_country] => US
[patent_app_date] => 1994-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 36
[patent_no_of_words] => 5101
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/586/05586072.pdf
[firstpage_image] =>[orig_patent_app_number] => 346178
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/346178 | Multiport memory and method | Nov 20, 1994 | Issued |
Array
(
[id] => 3598737
[patent_doc_number] => 05517456
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-14
[patent_title] => 'Semiconductor memory device including a word line driving circuit of the divisional decoding type'
[patent_app_type] => 1
[patent_app_number] => 8/330796
[patent_app_country] => US
[patent_app_date] => 1994-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2997
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/517/05517456.pdf
[firstpage_image] =>[orig_patent_app_number] => 330796
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/330796 | Semiconductor memory device including a word line driving circuit of the divisional decoding type | Oct 27, 1994 | Issued |
| 08/331374 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE EQUIPPED WITH MEANS FOR SUPPRESSING DRAIN DISTRUBANCE PHENOMENON | Oct 27, 1994 | Abandoned |
Array
(
[id] => 3598777
[patent_doc_number] => 05517459
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-14
[patent_title] => 'Semiconductor memory device in which data are read and written asynchronously with application of address signal'
[patent_app_type] => 1
[patent_app_number] => 8/329912
[patent_app_country] => US
[patent_app_date] => 1994-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 7802
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/517/05517459.pdf
[firstpage_image] =>[orig_patent_app_number] => 329912
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/329912 | Semiconductor memory device in which data are read and written asynchronously with application of address signal | Oct 25, 1994 | Issued |
Array
(
[id] => 3546751
[patent_doc_number] => 05495438
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-02-27
[patent_title] => 'Nondestructive readout-type ferroelectric memory device having twisted hysteresis'
[patent_app_type] => 1
[patent_app_number] => 8/328110
[patent_app_country] => US
[patent_app_date] => 1994-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 2901
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/495/05495438.pdf
[firstpage_image] =>[orig_patent_app_number] => 328110
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/328110 | Nondestructive readout-type ferroelectric memory device having twisted hysteresis | Oct 23, 1994 | Issued |
Array
(
[id] => 3602773
[patent_doc_number] => 05521861
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-28
[patent_title] => 'High-speed high-density SRAM cell'
[patent_app_type] => 1
[patent_app_number] => 8/326575
[patent_app_country] => US
[patent_app_date] => 1994-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2560
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 341
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/521/05521861.pdf
[firstpage_image] =>[orig_patent_app_number] => 326575
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/326575 | High-speed high-density SRAM cell | Oct 19, 1994 | Issued |
Array
(
[id] => 3515438
[patent_doc_number] => 05515313
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Static-type semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/326244
[patent_app_country] => US
[patent_app_date] => 1994-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3525
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/515/05515313.pdf
[firstpage_image] =>[orig_patent_app_number] => 326244
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/326244 | Static-type semiconductor memory device | Oct 19, 1994 | Issued |
Array
(
[id] => 3419112
[patent_doc_number] => 05461593
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-24
[patent_title] => 'Word-line driver for a semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/326424
[patent_app_country] => US
[patent_app_date] => 1994-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2198
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/461/05461593.pdf
[firstpage_image] =>[orig_patent_app_number] => 326424
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/326424 | Word-line driver for a semiconductor memory device | Oct 19, 1994 | Issued |
Array
(
[id] => 3504927
[patent_doc_number] => 05508971
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-16
[patent_title] => 'Programmable power generation circuit for flash EEPROM memory systems'
[patent_app_type] => 1
[patent_app_number] => 8/325774
[patent_app_country] => US
[patent_app_date] => 1994-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 8205
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/508/05508971.pdf
[firstpage_image] =>[orig_patent_app_number] => 325774
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/325774 | Programmable power generation circuit for flash EEPROM memory systems | Oct 16, 1994 | Issued |
| 08/323814 | NON-VOLATILE, STATIC RANDOM ACCESS MEMORY WITH CURRENT LIMITING | Oct 16, 1994 | Abandoned |