Huan Hoang

Array ( [id] => 3530411 [patent_doc_number] => 05490112 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Multi-port memory device with multiple sets of columns' [patent_app_type] => 1 [patent_app_number] => 8/323179 [patent_app_country] => US [patent_app_date] => 1994-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5422 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490112.pdf [firstpage_image] =>[orig_patent_app_number] => 323179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598583 [patent_doc_number] => 05517446 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Nonvolatile semiconductor memory device and method for driving the same' [patent_app_type] => 1 [patent_app_number] => 8/324332 [patent_app_country] => US [patent_app_date] => 1994-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 25 [patent_no_of_words] => 14718 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517446.pdf [firstpage_image] =>[orig_patent_app_number] => 324332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3623479 [patent_doc_number] => 05535169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/322564 [patent_app_country] => US [patent_app_date] => 1994-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 18 [patent_no_of_words] => 4996 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535169.pdf [firstpage_image] =>[orig_patent_app_number] => 322564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3623209 [patent_doc_number] => 05535153 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/322347 [patent_app_country] => US [patent_app_date] => 1994-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 3770 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535153.pdf [firstpage_image] =>[orig_patent_app_number] => 322347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3546780 [patent_doc_number] => 05495440 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-27 [patent_title] => 'Semiconductor memory device having hierarchical bit line structure' [patent_app_type] => 1 [patent_app_number] => 8/321711 [patent_app_country] => US [patent_app_date] => 1994-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 25 [patent_no_of_words] => 14938 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/495/05495440.pdf [firstpage_image] =>[orig_patent_app_number] => 321711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590360 [patent_doc_number] => 05499215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/321964 [patent_app_country] => US [patent_app_date] => 1994-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7247 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499215.pdf [firstpage_image] =>[orig_patent_app_number] => 321964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3529859 [patent_doc_number] => 05530670 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Semiconductor memory device and control method for the same' [patent_app_type] => 1 [patent_app_number] => 8/318331 [patent_app_country] => US [patent_app_date] => 1994-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5203 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530670.pdf [firstpage_image] =>[orig_patent_app_number] => 318331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485536 [patent_doc_number] => 05432737 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-11 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/315862 [patent_app_country] => US [patent_app_date] => 1994-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9307 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/432/05432737.pdf [firstpage_image] =>[orig_patent_app_number] => 315862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3618319 [patent_doc_number] => 05590104 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Method of pedestal and common-mode noise correction for switched-capacitor analog memories' [patent_app_type] => 1 [patent_app_number] => 8/316193 [patent_app_country] => US [patent_app_date] => 1994-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2685 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590104.pdf [firstpage_image] =>[orig_patent_app_number] => 316193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3428431 [patent_doc_number] => 05479366 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-26 [patent_title] => 'Associative memory' [patent_app_type] => 1 [patent_app_number] => 8/316337 [patent_app_country] => US [patent_app_date] => 1994-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6609 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 358 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/479/05479366.pdf [firstpage_image] =>[orig_patent_app_number] => 316337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566916 [patent_doc_number] => 05502678 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-26 [patent_title] => 'Full memory chip long write test mode' [patent_app_type] => 1 [patent_app_number] => 8/315337 [patent_app_country] => US [patent_app_date] => 1994-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 4379 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/502/05502678.pdf [firstpage_image] =>[orig_patent_app_number] => 315337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3534542 [patent_doc_number] => 05504701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-02 [patent_title] => 'Memory card' [patent_app_type] => 1 [patent_app_number] => 8/314629 [patent_app_country] => US [patent_app_date] => 1994-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 5322 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/504/05504701.pdf [firstpage_image] =>[orig_patent_app_number] => 314629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3681364 [patent_doc_number] => RE035430 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 2 [patent_app_number] => 8/312589 [patent_app_country] => US [patent_app_date] => 1994-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 4526 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/035/RE035430.pdf [firstpage_image] =>[orig_patent_app_number] => 312589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633078 [patent_doc_number] => 05602772 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Dynamic semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/308926 [patent_app_country] => US [patent_app_date] => 1994-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 38 [patent_no_of_words] => 7866 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602772.pdf [firstpage_image] =>[orig_patent_app_number] => 308926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3553669 [patent_doc_number] => 05555212 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Method and apparatus for redundancy word line replacement in a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/306438 [patent_app_country] => US [patent_app_date] => 1994-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 8432 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/555/05555212.pdf [firstpage_image] =>[orig_patent_app_number] => 306438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3544756 [patent_doc_number] => 05557572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/307251 [patent_app_country] => US [patent_app_date] => 1994-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 12724 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557572.pdf [firstpage_image] =>[orig_patent_app_number] => 307251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3657054 [patent_doc_number] => 05629890 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Integrated circuit system for analog signal storing and recovery incorporating read while writing voltage program method' [patent_app_type] => 1 [patent_app_number] => 8/306266 [patent_app_country] => US [patent_app_date] => 1994-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 7149 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629890.pdf [firstpage_image] =>[orig_patent_app_number] => 306266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530330 [patent_doc_number] => 05490106 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Semiconductor read only memory device with memory cells implemented by inverted thin film transistors' [patent_app_type] => 1 [patent_app_number] => 8/305163 [patent_app_country] => US [patent_app_date] => 1994-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 29 [patent_no_of_words] => 5498 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490106.pdf [firstpage_image] =>[orig_patent_app_number] => 305163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600352 [patent_doc_number] => 05586076 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Semiconductor memory device permitting high speed data transfer and high density integration' [patent_app_type] => 1 [patent_app_number] => 8/304899 [patent_app_country] => US [patent_app_date] => 1994-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 31 [patent_no_of_words] => 11110 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586076.pdf [firstpage_image] =>[orig_patent_app_number] => 304899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600714 [patent_doc_number] => 05488578 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-30 [patent_title] => 'Semiconductor memory device including bit check function and testing method using the same' [patent_app_type] => 1 [patent_app_number] => 8/296395 [patent_app_country] => US [patent_app_date] => 1994-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 8428 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/488/05488578.pdf [firstpage_image] =>[orig_patent_app_number] => 296395 [rel_patent_id] =>[rel_patent_doc_number] =>)