Huan Hoang

Array ( [id] => 3521047 [patent_doc_number] => 05563837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Semiconductor memory device with reduced consumption power and refreshing method of the same' [patent_app_type] => 1 [patent_app_number] => 8/295073 [patent_app_country] => US [patent_app_date] => 1994-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3154 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563837.pdf [firstpage_image] =>[orig_patent_app_number] => 295073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3471793 [patent_doc_number] => 05469386 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Semiconductor integrated circuit device having low-power consumption signal input circuit responsive to high-speed small-amplitude input signal' [patent_app_type] => 1 [patent_app_number] => 8/296164 [patent_app_country] => US [patent_app_date] => 1994-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 8134 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469386.pdf [firstpage_image] =>[orig_patent_app_number] => 296164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590246 [patent_doc_number] => 05499207 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Semiconductor memory device having improved isolation between electrodes, and process for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/281568 [patent_app_country] => US [patent_app_date] => 1994-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 24 [patent_no_of_words] => 5859 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499207.pdf [firstpage_image] =>[orig_patent_app_number] => 281568 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467511 [patent_doc_number] => 05473576 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-05 [patent_title] => 'Dynamic random access memory device with low-power consumption column selector' [patent_app_type] => 1 [patent_app_number] => 8/281278 [patent_app_country] => US [patent_app_date] => 1994-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4791 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/473/05473576.pdf [firstpage_image] =>[orig_patent_app_number] => 281278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489402 [patent_doc_number] => 05457659 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Programmable dynamic random access memory (DRAM)' [patent_app_type] => 1 [patent_app_number] => 8/276993 [patent_app_country] => US [patent_app_date] => 1994-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3289 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457659.pdf [firstpage_image] =>[orig_patent_app_number] => 276993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459188 [patent_doc_number] => 05424974 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Optoelectric memories with photoconductive thin films' [patent_app_type] => 1 [patent_app_number] => 8/270724 [patent_app_country] => US [patent_app_date] => 1994-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 18 [patent_no_of_words] => 7322 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424974.pdf [firstpage_image] =>[orig_patent_app_number] => 270724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590205 [patent_doc_number] => 05499204 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Memory cache with interlaced data and method of operation' [patent_app_type] => 1 [patent_app_number] => 8/270628 [patent_app_country] => US [patent_app_date] => 1994-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4050 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499204.pdf [firstpage_image] =>[orig_patent_app_number] => 270628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3572972 [patent_doc_number] => 05526317 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-11 [patent_title] => 'Structure for using a portion of an integrated circuit die' [patent_app_type] => 1 [patent_app_number] => 8/263048 [patent_app_country] => US [patent_app_date] => 1994-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2283 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/526/05526317.pdf [firstpage_image] =>[orig_patent_app_number] => 263048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3428528 [patent_doc_number] => 05479373 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-26 [patent_title] => 'Semiconductor memory device having a plurality of blocks' [patent_app_type] => 1 [patent_app_number] => 8/259973 [patent_app_country] => US [patent_app_date] => 1994-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3707 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 342 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/479/05479373.pdf [firstpage_image] =>[orig_patent_app_number] => 259973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3585130 [patent_doc_number] => 05523970 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Non-volatile memory utilizing a thin film, floating gate, amorphous transistor' [patent_app_type] => 1 [patent_app_number] => 8/260941 [patent_app_country] => US [patent_app_date] => 1994-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 15 [patent_no_of_words] => 4045 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/523/05523970.pdf [firstpage_image] =>[orig_patent_app_number] => 260941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530424 [patent_doc_number] => 05490113 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Memory stream buffer' [patent_app_type] => 1 [patent_app_number] => 8/259847 [patent_app_country] => US [patent_app_date] => 1994-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 11821 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490113.pdf [firstpage_image] =>[orig_patent_app_number] => 259847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3572782 [patent_doc_number] => 05526306 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-11 [patent_title] => 'Semiconductor memory device and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/255947 [patent_app_country] => US [patent_app_date] => 1994-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 62 [patent_figures_cnt] => 62 [patent_no_of_words] => 24627 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/526/05526306.pdf [firstpage_image] =>[orig_patent_app_number] => 255947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598210 [patent_doc_number] => 05497355 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-05 [patent_title] => 'Synchronous address latching for memory arrays' [patent_app_type] => 1 [patent_app_number] => 8/253842 [patent_app_country] => US [patent_app_date] => 1994-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7874 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/497/05497355.pdf [firstpage_image] =>[orig_patent_app_number] => 253842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3515504 [patent_doc_number] => 05515317 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-07 [patent_title] => 'Addressing modes for a dynamic single bit per cell to multiple bit per cell memory' [patent_app_type] => 1 [patent_app_number] => 8/252920 [patent_app_country] => US [patent_app_date] => 1994-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 7900 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/515/05515317.pdf [firstpage_image] =>[orig_patent_app_number] => 252920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3422107 [patent_doc_number] => 05444656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Apparatus for fast internal reference cell trimming' [patent_app_type] => 1 [patent_app_number] => 8/252908 [patent_app_country] => US [patent_app_date] => 1994-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4416 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444656.pdf [firstpage_image] =>[orig_patent_app_number] => 252908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3537243 [patent_doc_number] => 05541876 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Memory cell fabricated by floating gate structure' [patent_app_type] => 1 [patent_app_number] => 8/251972 [patent_app_country] => US [patent_app_date] => 1994-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2643 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/541/05541876.pdf [firstpage_image] =>[orig_patent_app_number] => 251972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3527181 [patent_doc_number] => 05506811 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-09 [patent_title] => 'Dynamic memory with isolated digit lines' [patent_app_type] => 1 [patent_app_number] => 8/246443 [patent_app_country] => US [patent_app_date] => 1994-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4848 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/506/05506811.pdf [firstpage_image] =>[orig_patent_app_number] => 246443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566262 [patent_doc_number] => 05544122 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Multiplexed multi-write port semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/246267 [patent_app_country] => US [patent_app_date] => 1994-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 9391 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544122.pdf [firstpage_image] =>[orig_patent_app_number] => 246267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459264 [patent_doc_number] => 05424979 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Non-volatile memory cell' [patent_app_type] => 1 [patent_app_number] => 8/245253 [patent_app_country] => US [patent_app_date] => 1994-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 52 [patent_no_of_words] => 19094 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424979.pdf [firstpage_image] =>[orig_patent_app_number] => 245253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3504650 [patent_doc_number] => 05508953 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-16 [patent_title] => 'Capacitor, electrode structure, and semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/242924 [patent_app_country] => US [patent_app_date] => 1994-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 20 [patent_no_of_words] => 5454 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/508/05508953.pdf [firstpage_image] =>[orig_patent_app_number] => 242924 [rel_patent_id] =>[rel_patent_doc_number] =>)