Huan Hoang

Array ( [id] => 3006769 [patent_doc_number] => 05363340 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 7/937390 [patent_app_country] => US [patent_app_date] => 1992-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5139 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363340.pdf [firstpage_image] =>[orig_patent_app_number] => 937390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3082290 [patent_doc_number] => 05337270 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Semiconductor dynamic memory' [patent_app_type] => 1 [patent_app_number] => 7/935162 [patent_app_country] => US [patent_app_date] => 1992-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3775 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/337/05337270.pdf [firstpage_image] =>[orig_patent_app_number] => 935162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3046463 [patent_doc_number] => 05373471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-13 [patent_title] => 'Semiconductor memory device having redundancy memory cells for replacing defective' [patent_app_type] => 1 [patent_app_number] => 7/934332 [patent_app_country] => US [patent_app_date] => 1992-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 22 [patent_no_of_words] => 11119 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/373/05373471.pdf [firstpage_image] =>[orig_patent_app_number] => 934332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061546 [patent_doc_number] => 05325337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Random access memories (RAM) and more particularly to self-timed RAMS' [patent_app_type] => 1 [patent_app_number] => 7/933540 [patent_app_country] => US [patent_app_date] => 1992-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4683 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/325/05325337.pdf [firstpage_image] =>[orig_patent_app_number] => 933540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032046 [patent_doc_number] => 05327373 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'Optoelectronic memories with photoconductive thin films' [patent_app_type] => 1 [patent_app_number] => 7/933452 [patent_app_country] => US [patent_app_date] => 1992-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 7404 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327373.pdf [firstpage_image] =>[orig_patent_app_number] => 933452 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3012630 [patent_doc_number] => 05371706 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'Circuit and method for sensing depletion of memory cells' [patent_app_type] => 1 [patent_app_number] => 7/932462 [patent_app_country] => US [patent_app_date] => 1992-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3899 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371706.pdf [firstpage_image] =>[orig_patent_app_number] => 932462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3024613 [patent_doc_number] => 05309397 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-03 [patent_title] => 'Read only memory device equipped with output data buffer circuits less affectable by noises on power voltage line' [patent_app_type] => 1 [patent_app_number] => 7/932701 [patent_app_country] => US [patent_app_date] => 1992-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4646 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 314 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/309/05309397.pdf [firstpage_image] =>[orig_patent_app_number] => 932701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3082634 [patent_doc_number] => 05337287 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Dual port semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/932571 [patent_app_country] => US [patent_app_date] => 1992-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4300 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 418 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/337/05337287.pdf [firstpage_image] =>[orig_patent_app_number] => 932571 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3086074 [patent_doc_number] => 05323350 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-21 [patent_title] => 'Integrated circuit memory with dual P-sense amplifiers associated with each column line' [patent_app_type] => 1 [patent_app_number] => 7/931720 [patent_app_country] => US [patent_app_date] => 1992-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9043 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/323/05323350.pdf [firstpage_image] =>[orig_patent_app_number] => 931720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3076735 [patent_doc_number] => 05311478 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-10 [patent_title] => 'Integrated circuit memory with asymmetric row access topology' [patent_app_type] => 1 [patent_app_number] => 7/931590 [patent_app_country] => US [patent_app_date] => 1992-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 13826 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 387 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/311/05311478.pdf [firstpage_image] =>[orig_patent_app_number] => 931590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3108114 [patent_doc_number] => 05319602 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Combination of a printed wiring board and a memory device selecting circuit' [patent_app_type] => 1 [patent_app_number] => 7/930172 [patent_app_country] => US [patent_app_date] => 1992-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3382 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319602.pdf [firstpage_image] =>[orig_patent_app_number] => 930172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3499666 [patent_doc_number] => 05440506 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-08 [patent_title] => 'Semiconductor ROM device and method' [patent_app_type] => 1 [patent_app_number] => 7/930930 [patent_app_country] => US [patent_app_date] => 1992-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 2411 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/440/05440506.pdf [firstpage_image] =>[orig_patent_app_number] => 930930 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3425516 [patent_doc_number] => 05394366 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'Enabling data access of a unit of arbitrary number of bits of data in a semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 7/925152 [patent_app_country] => US [patent_app_date] => 1992-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 5934 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394366.pdf [firstpage_image] =>[orig_patent_app_number] => 925152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3432952 [patent_doc_number] => 05422848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-06 [patent_title] => 'ECL-to-CMOS buffer having a single-sided delay' [patent_app_type] => 1 [patent_app_number] => 7/909484 [patent_app_country] => US [patent_app_date] => 1992-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 10297 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/422/05422848.pdf [firstpage_image] =>[orig_patent_app_number] => 909484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3047235 [patent_doc_number] => 05301153 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Redundant element substitution apparatus' [patent_app_type] => 1 [patent_app_number] => 7/893156 [patent_app_country] => US [patent_app_date] => 1992-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5033 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301153.pdf [firstpage_image] =>[orig_patent_app_number] => 893156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3047219 [patent_doc_number] => 05301152 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Semiconductor memory device equipped with sense amplifier circuit which eliminates a transient pulse at an output data terminal' [patent_app_type] => 1 [patent_app_number] => 7/889624 [patent_app_country] => US [patent_app_date] => 1992-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6087 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301152.pdf [firstpage_image] =>[orig_patent_app_number] => 889624 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3066208 [patent_doc_number] => 05357460 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'Semiconductor memory device having two transistors and at least one ferroelectric film capacitor' [patent_app_type] => 1 [patent_app_number] => 7/888856 [patent_app_country] => US [patent_app_date] => 1992-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 29 [patent_no_of_words] => 3660 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/357/05357460.pdf [firstpage_image] =>[orig_patent_app_number] => 888856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3029588 [patent_doc_number] => 05303196 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-12 [patent_title] => 'Open bit line memory devices and operational method' [patent_app_type] => 1 [patent_app_number] => 7/888226 [patent_app_country] => US [patent_app_date] => 1992-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4168 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/303/05303196.pdf [firstpage_image] =>[orig_patent_app_number] => 888226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3576886 [patent_doc_number] => 05485418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Associative memory' [patent_app_type] => 1 [patent_app_number] => 7/887272 [patent_app_country] => US [patent_app_date] => 1992-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3157 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485418.pdf [firstpage_image] =>[orig_patent_app_number] => 887272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3454053 [patent_doc_number] => 05388065 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-07 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/883595 [patent_app_country] => US [patent_app_date] => 1992-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 36 [patent_no_of_words] => 28483 [patent_no_of_claims] => 77 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/388/05388065.pdf [firstpage_image] =>[orig_patent_app_number] => 883595 [rel_patent_id] =>[rel_patent_doc_number] =>)