
Huan Hoang
Examiner (ID: 8099, Phone: (571)272-1779 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2154, 2827, 2511, 2818 |
| Total Applications | 3260 |
| Issued Applications | 3044 |
| Pending Applications | 110 |
| Abandoned Applications | 129 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14984631
[patent_doc_number] => 10446235
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Method for writing in an EEPROM memory and corresponding device
[patent_app_type] => utility
[patent_app_number] => 15/984779
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4917
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984779
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984779 | Method for writing in an EEPROM memory and corresponding device | May 20, 2018 | Issued |
Array
(
[id] => 15388419
[patent_doc_number] => 10535404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Path isolation in a memory device
[patent_app_type] => utility
[patent_app_number] => 15/983746
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5989
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983746
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983746 | Path isolation in a memory device | May 17, 2018 | Issued |
Array
(
[id] => 13434721
[patent_doc_number] => 20180268903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => 3D FLASH MEMORY DEVICE HAVING DIFFERENT DUMMY WORD LINES AND DATA STORAGE DEVICES INCLUDING SAME
[patent_app_type] => utility
[patent_app_number] => 15/978230
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15978230
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/978230 | 3D flash memory device having different dummy word lines and data storage devices including same | May 13, 2018 | Issued |
Array
(
[id] => 15400719
[patent_doc_number] => 10541019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Apparatuses and methods for dynamic voltage and frequency switching for dynamic random access memory
[patent_app_type] => utility
[patent_app_number] => 15/968297
[patent_app_country] => US
[patent_app_date] => 2018-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3600
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15968297
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/968297 | Apparatuses and methods for dynamic voltage and frequency switching for dynamic random access memory | Apr 30, 2018 | Issued |
Array
(
[id] => 13363351
[patent_doc_number] => 20180233215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => SEMICONDUCTOR TEST DEVICE AND SEMICONDUCTOR TEST METHOD
[patent_app_type] => utility
[patent_app_number] => 15/950792
[patent_app_country] => US
[patent_app_date] => 2018-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15950792
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/950792 | Semiconductor test device and semiconductor test method | Apr 10, 2018 | Issued |
Array
(
[id] => 13349777
[patent_doc_number] => 20180226428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => Memory Cells Comprising A Programmable Field Effect Transistor Having A Reversibly Programmable Gate Insulator
[patent_app_type] => utility
[patent_app_number] => 15/944270
[patent_app_country] => US
[patent_app_date] => 2018-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5056
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15944270
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/944270 | Memory cells comprising a programmable field effect transistor having a reversibly programmable gate insulator | Apr 2, 2018 | Issued |
Array
(
[id] => 15231399
[patent_doc_number] => 10503421
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Configurable memory storage system
[patent_app_type] => utility
[patent_app_number] => 15/938502
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 10689
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15938502
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/938502 | Configurable memory storage system | Mar 27, 2018 | Issued |
Array
(
[id] => 14049283
[patent_doc_number] => 20190080748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => LEVEL SHIFTING DYNAMIC WRITE DRIVER
[patent_app_type] => utility
[patent_app_number] => 15/939078
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5448
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15939078
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/939078 | Level shifting dynamic write driver | Mar 27, 2018 | Issued |
Array
(
[id] => 13558497
[patent_doc_number] => 20180330796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => MEMORY DEVICE AND SENSOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/939244
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15939244
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/939244 | MEMORY DEVICE AND SENSOR DEVICE | Mar 27, 2018 | Abandoned |
Array
(
[id] => 14984571
[patent_doc_number] => 10446205
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-15
[patent_title] => Magnetic random access memory structures, integrated circuits, and methods for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/938770
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 10528
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15938770
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/938770 | Magnetic random access memory structures, integrated circuits, and methods for fabricating the same | Mar 27, 2018 | Issued |
Array
(
[id] => 12895516
[patent_doc_number] => 20180190347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => PROGRAMMING MEMORIES WITH MULTI-LEVEL PASS SIGNAL
[patent_app_type] => utility
[patent_app_number] => 15/907826
[patent_app_country] => US
[patent_app_date] => 2018-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15907826
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/907826 | Programming memories with multi-level pass signal | Feb 27, 2018 | Issued |
Array
(
[id] => 15233691
[patent_doc_number] => 10504574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Magnetic memory device
[patent_app_type] => utility
[patent_app_number] => 15/907714
[patent_app_country] => US
[patent_app_date] => 2018-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 48
[patent_no_of_words] => 17389
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15907714
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/907714 | Magnetic memory device | Feb 27, 2018 | Issued |
Array
(
[id] => 15060969
[patent_doc_number] => 10460796
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-29
[patent_title] => System and method for cryogenic hybrid technology computing and memory
[patent_app_type] => utility
[patent_app_number] => 15/888601
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 52
[patent_no_of_words] => 17414
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888601
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888601 | System and method for cryogenic hybrid technology computing and memory | Feb 4, 2018 | Issued |
Array
(
[id] => 14672187
[patent_doc_number] => 10374014
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => Multi-state phase change memory device with vertical cross-point structure
[patent_app_type] => utility
[patent_app_number] => 15/869592
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 39
[patent_no_of_words] => 16849
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15869592
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/869592 | Multi-state phase change memory device with vertical cross-point structure | Jan 11, 2018 | Issued |
Array
(
[id] => 14827369
[patent_doc_number] => 10410695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Memory storage apparatus and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/869092
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4140
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15869092
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/869092 | Memory storage apparatus and operating method thereof | Jan 11, 2018 | Issued |
Array
(
[id] => 14888623
[patent_doc_number] => 10424358
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Bias control circuit with distributed architecture for memory cells
[patent_app_type] => utility
[patent_app_number] => 15/870486
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11270
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870486
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870486 | Bias control circuit with distributed architecture for memory cells | Jan 11, 2018 | Issued |
Array
(
[id] => 14205797
[patent_doc_number] => 10270027
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-23
[patent_title] => Self-generating AC current assist in orthogonal STT-MRAM
[patent_app_type] => utility
[patent_app_number] => 15/858988
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 12382
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 403
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15858988
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/858988 | Self-generating AC current assist in orthogonal STT-MRAM | Dec 28, 2017 | Issued |
Array
(
[id] => 14063495
[patent_doc_number] => 10236048
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-19
[patent_title] => AC current write-assist in orthogonal STT-MRAM
[patent_app_type] => utility
[patent_app_number] => 15/859030
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 11265
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 372
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15859030
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/859030 | AC current write-assist in orthogonal STT-MRAM | Dec 28, 2017 | Issued |
Array
(
[id] => 15890023
[patent_doc_number] => 10651370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Perpendicular magnetic tunnel junction retention and endurance improvement
[patent_app_type] => utility
[patent_app_number] => 15/859224
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3954
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15859224
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/859224 | Perpendicular magnetic tunnel junction retention and endurance improvement | Dec 28, 2017 | Issued |
Array
(
[id] => 15060933
[patent_doc_number] => 10460778
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-29
[patent_title] => Perpendicular magnetic tunnel junction memory cells having shared source contacts
[patent_app_type] => utility
[patent_app_number] => 15/859040
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 10629
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15859040
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/859040 | Perpendicular magnetic tunnel junction memory cells having shared source contacts | Dec 28, 2017 | Issued |