
Huan Hoang
Examiner (ID: 18810, Phone: (571)272-1779 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2154, 2827, 2511 |
| Total Applications | 3293 |
| Issued Applications | 3069 |
| Pending Applications | 116 |
| Abandoned Applications | 129 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14919969
[patent_doc_number] => 10431311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-01
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 16/056804
[patent_app_country] => US
[patent_app_date] => 2018-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 10805
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16056804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/056804 | Semiconductor memory device | Aug 6, 2018 | Issued |
Array
(
[id] => 15488005
[patent_doc_number] => 10559357
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-11
[patent_title] => Memory circuit having non-volatile memory cell and methods of using
[patent_app_type] => utility
[patent_app_number] => 16/056390
[patent_app_country] => US
[patent_app_date] => 2018-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 7941
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16056390
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/056390 | Memory circuit having non-volatile memory cell and methods of using | Aug 5, 2018 | Issued |
Array
(
[id] => 15060931
[patent_doc_number] => 10460777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-29
[patent_title] => Apparatuses and methods for providing constant DQS-DQ delay in a memory device
[patent_app_type] => utility
[patent_app_number] => 16/037546
[patent_app_country] => US
[patent_app_date] => 2018-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8872
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16037546
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/037546 | Apparatuses and methods for providing constant DQS-DQ delay in a memory device | Jul 16, 2018 | Issued |
Array
(
[id] => 15199885
[patent_doc_number] => 10497444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Three-dimensional nonvolatile memory and related read method designed to reduce read disturbance
[patent_app_type] => utility
[patent_app_number] => 16/037190
[patent_app_country] => US
[patent_app_date] => 2018-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10373
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16037190
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/037190 | Three-dimensional nonvolatile memory and related read method designed to reduce read disturbance | Jul 16, 2018 | Issued |
Array
(
[id] => 14381337
[patent_doc_number] => 20190164581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => SENSE AMPLIFIER WITH COMPARISON NODE BIASING FOR NON-VOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/031778
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16031778
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/031778 | SENSE AMPLIFIER WITH COMPARISON NODE BIASING FOR NON-VOLATILE MEMORY | Jul 9, 2018 | Abandoned |
Array
(
[id] => 15703035
[patent_doc_number] => 10607704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Semiconductor memory device and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/031552
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 10586
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16031552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/031552 | Semiconductor memory device and method of operating the same | Jul 9, 2018 | Issued |
Array
(
[id] => 15672429
[patent_doc_number] => 10600452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Interconnection for memory electrodes
[patent_app_type] => utility
[patent_app_number] => 16/030584
[patent_app_country] => US
[patent_app_date] => 2018-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 12575
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16030584
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/030584 | Interconnection for memory electrodes | Jul 8, 2018 | Issued |
Array
(
[id] => 15199823
[patent_doc_number] => 10497412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Method and circuit for self-training of a reference voltage and memory system including the same
[patent_app_type] => utility
[patent_app_number] => 16/026286
[patent_app_country] => US
[patent_app_date] => 2018-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 34
[patent_no_of_words] => 18783
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16026286
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/026286 | Method and circuit for self-training of a reference voltage and memory system including the same | Jul 2, 2018 | Issued |
Array
(
[id] => 14011215
[patent_doc_number] => 10224082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-05
[patent_title] => Semiconductor device and method of operation
[patent_app_type] => utility
[patent_app_number] => 16/010008
[patent_app_country] => US
[patent_app_date] => 2018-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5635
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16010008
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/010008 | Semiconductor device and method of operation | Jun 14, 2018 | Issued |
Array
(
[id] => 15822595
[patent_doc_number] => 10636491
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Flash memory device and method of programming the same
[patent_app_type] => utility
[patent_app_number] => 16/003848
[patent_app_country] => US
[patent_app_date] => 2018-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 12596
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16003848
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/003848 | Flash memory device and method of programming the same | Jun 7, 2018 | Issued |
Array
(
[id] => 15259695
[patent_doc_number] => 20190378581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => NON-VOLATILE MEMORY WITH COUNTERMEASURE FOR PROGRAM DISTURB INCLUDING SPIKE DURING BOOSTING
[patent_app_type] => utility
[patent_app_number] => 16/002836
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002836
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002836 | Non-volatile memory with countermeasure for program disturb including spike during boosting | Jun 6, 2018 | Issued |
Array
(
[id] => 15108335
[patent_doc_number] => 10475497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Self-referenced sense amplifier with precharge
[patent_app_type] => utility
[patent_app_number] => 16/000071
[patent_app_country] => US
[patent_app_date] => 2018-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8769
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16000071
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/000071 | Self-referenced sense amplifier with precharge | Jun 4, 2018 | Issued |
Array
(
[id] => 15218231
[patent_doc_number] => 20190371802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => ANTI-FERROELECTRIC CAPACITOR MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 15/994227
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18357
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994227
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994227 | Anti-ferroelectric capacitor memory cell | May 30, 2018 | Issued |
Array
(
[id] => 14984631
[patent_doc_number] => 10446235
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Method for writing in an EEPROM memory and corresponding device
[patent_app_type] => utility
[patent_app_number] => 15/984779
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4917
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984779
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984779 | Method for writing in an EEPROM memory and corresponding device | May 20, 2018 | Issued |
Array
(
[id] => 15388419
[patent_doc_number] => 10535404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Path isolation in a memory device
[patent_app_type] => utility
[patent_app_number] => 15/983746
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5989
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983746
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983746 | Path isolation in a memory device | May 17, 2018 | Issued |
Array
(
[id] => 13434721
[patent_doc_number] => 20180268903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => 3D FLASH MEMORY DEVICE HAVING DIFFERENT DUMMY WORD LINES AND DATA STORAGE DEVICES INCLUDING SAME
[patent_app_type] => utility
[patent_app_number] => 15/978230
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15978230
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/978230 | 3D flash memory device having different dummy word lines and data storage devices including same | May 13, 2018 | Issued |
Array
(
[id] => 15400719
[patent_doc_number] => 10541019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Apparatuses and methods for dynamic voltage and frequency switching for dynamic random access memory
[patent_app_type] => utility
[patent_app_number] => 15/968297
[patent_app_country] => US
[patent_app_date] => 2018-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3600
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15968297
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/968297 | Apparatuses and methods for dynamic voltage and frequency switching for dynamic random access memory | Apr 30, 2018 | Issued |
Array
(
[id] => 13363351
[patent_doc_number] => 20180233215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => SEMICONDUCTOR TEST DEVICE AND SEMICONDUCTOR TEST METHOD
[patent_app_type] => utility
[patent_app_number] => 15/950792
[patent_app_country] => US
[patent_app_date] => 2018-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15950792
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/950792 | Semiconductor test device and semiconductor test method | Apr 10, 2018 | Issued |
Array
(
[id] => 13349777
[patent_doc_number] => 20180226428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => Memory Cells Comprising A Programmable Field Effect Transistor Having A Reversibly Programmable Gate Insulator
[patent_app_type] => utility
[patent_app_number] => 15/944270
[patent_app_country] => US
[patent_app_date] => 2018-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5056
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15944270
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/944270 | Memory cells comprising a programmable field effect transistor having a reversibly programmable gate insulator | Apr 2, 2018 | Issued |
Array
(
[id] => 14049283
[patent_doc_number] => 20190080748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => LEVEL SHIFTING DYNAMIC WRITE DRIVER
[patent_app_type] => utility
[patent_app_number] => 15/939078
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5448
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15939078
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/939078 | Level shifting dynamic write driver | Mar 27, 2018 | Issued |