
Huan Hoang
Examiner (ID: 8099, Phone: (571)272-1779 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2154, 2827, 2511, 2818 |
| Total Applications | 3260 |
| Issued Applications | 3044 |
| Pending Applications | 110 |
| Abandoned Applications | 129 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8463838
[patent_doc_number] => 20120269006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/326240
[patent_app_country] => US
[patent_app_date] => 2011-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 7060
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13326240
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/326240 | SEMICONDUCTOR DEVICE | Dec 13, 2011 | Abandoned |
Array
(
[id] => 9114621
[patent_doc_number] => 08570806
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-29
[patent_title] => 'Z-direction decoding for three dimensional memory array'
[patent_app_type] => utility
[patent_app_number] => 13/324708
[patent_app_country] => US
[patent_app_date] => 2011-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 6613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13324708
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/324708 | Z-direction decoding for three dimensional memory array | Dec 12, 2011 | Issued |
Array
(
[id] => 8052407
[patent_doc_number] => 20120075929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-29
[patent_title] => 'SENSING OF MEMORY CELLS IN NAND FLASH'
[patent_app_type] => utility
[patent_app_number] => 13/311107
[patent_app_country] => US
[patent_app_date] => 2011-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10749
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20120075929.pdf
[firstpage_image] =>[orig_patent_app_number] => 13311107
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/311107 | Sensing of memory cells in NAND flash | Dec 4, 2011 | Issued |
Array
(
[id] => 9101138
[patent_doc_number] => 08565027
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-22
[patent_title] => 'Multi-chip package and operating method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/310236
[patent_app_country] => US
[patent_app_date] => 2011-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3993
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13310236
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/310236 | Multi-chip package and operating method thereof | Dec 1, 2011 | Issued |
Array
(
[id] => 9128691
[patent_doc_number] => 08576647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-05
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/288994
[patent_app_country] => US
[patent_app_date] => 2011-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 12462
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288994
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288994 | Semiconductor device | Nov 3, 2011 | Issued |
Array
(
[id] => 8207660
[patent_doc_number] => 20120127778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-24
[patent_title] => 'MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/288998
[patent_app_country] => US
[patent_app_date] => 2011-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 8079
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20120127778.pdf
[firstpage_image] =>[orig_patent_app_number] => 13288998
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288998 | Memory device | Nov 3, 2011 | Issued |
Array
(
[id] => 9609881
[patent_doc_number] => 08787060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-22
[patent_title] => 'Method and apparatus for optimizing driver load in a memory package'
[patent_app_type] => utility
[patent_app_number] => 13/288850
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 14740
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288850
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288850 | Method and apparatus for optimizing driver load in a memory package | Nov 2, 2011 | Issued |
Array
(
[id] => 9240731
[patent_doc_number] => 08605528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-10
[patent_title] => 'Sense amplifier having an isolated pre-charge architecture, a memory circuit incorporating such a sense amplifier and associated methods'
[patent_app_type] => utility
[patent_app_number] => 13/288424
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8681
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288424
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288424 | Sense amplifier having an isolated pre-charge architecture, a memory circuit incorporating such a sense amplifier and associated methods | Nov 2, 2011 | Issued |
Array
(
[id] => 8898024
[patent_doc_number] => 08477551
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-07-02
[patent_title] => 'Optical memory'
[patent_app_type] => utility
[patent_app_number] => 13/288152
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 7426
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288152
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288152 | Optical memory | Nov 2, 2011 | Issued |
Array
(
[id] => 8813289
[patent_doc_number] => 20130114334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'Magnetoresistive random access memory cell with independently operating read and write components'
[patent_app_type] => utility
[patent_app_number] => 13/288860
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5452
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288860
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288860 | Magnetoresistive random access memory cell with independently operating read and write components | Nov 2, 2011 | Issued |
Array
(
[id] => 9429213
[patent_doc_number] => 08705295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Semiconductor memory system and method for driving the same'
[patent_app_type] => utility
[patent_app_number] => 13/288284
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2726
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288284
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288284 | Semiconductor memory system and method for driving the same | Nov 2, 2011 | Issued |
Array
(
[id] => 8207718
[patent_doc_number] => 20120127817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-24
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING RESET FUNCTION'
[patent_app_type] => utility
[patent_app_number] => 13/287600
[patent_app_country] => US
[patent_app_date] => 2011-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4482
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20120127817.pdf
[firstpage_image] =>[orig_patent_app_number] => 13287600
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/287600 | Semiconductor device having reset function | Nov 1, 2011 | Issued |
Array
(
[id] => 8803565
[patent_doc_number] => 08441843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-14
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 13/317846
[patent_app_country] => US
[patent_app_date] => 2011-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 10316
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 435
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13317846
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/317846 | Semiconductor integrated circuit device | Oct 30, 2011 | Issued |
Array
(
[id] => 8654259
[patent_doc_number] => 08374014
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Rejuvenation of analog memory cells'
[patent_app_type] => utility
[patent_app_number] => 13/284913
[patent_app_country] => US
[patent_app_date] => 2011-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 8351
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13284913
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/284913 | Rejuvenation of analog memory cells | Oct 29, 2011 | Issued |
Array
(
[id] => 8459432
[patent_doc_number] => 08295107
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Asynchronous pipelined memory access'
[patent_app_type] => utility
[patent_app_number] => 13/281436
[patent_app_country] => US
[patent_app_date] => 2011-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 38
[patent_no_of_words] => 19400
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13281436
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/281436 | Asynchronous pipelined memory access | Oct 25, 2011 | Issued |
Array
(
[id] => 9021899
[patent_doc_number] => 08531889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-10
[patent_title] => 'Non-volatile memory and method with improved sensing having bit-line lockout control'
[patent_app_type] => utility
[patent_app_number] => 13/280124
[patent_app_country] => US
[patent_app_date] => 2011-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 29
[patent_no_of_words] => 17248
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13280124
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/280124 | Non-volatile memory and method with improved sensing having bit-line lockout control | Oct 23, 2011 | Issued |
Array
(
[id] => 7770312
[patent_doc_number] => 20120036314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'MEMORY DEVICES HAVING PROGRAMMABLE ELEMENTS WITH ACCURATE OPERATING\nPARAMETERS STORED THEREON'
[patent_app_type] => utility
[patent_app_number] => 13/276592
[patent_app_country] => US
[patent_app_date] => 2011-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4917
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20120036314.pdf
[firstpage_image] =>[orig_patent_app_number] => 13276592
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/276592 | Memory devices having programmable elements with accurate operating parameters stored thereon | Oct 18, 2011 | Issued |
Array
(
[id] => 7752859
[patent_doc_number] => 20120026791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'Method for Non-Volatile Memory With Background Data Latch Caching During Read Operations'
[patent_app_type] => utility
[patent_app_number] => 13/267689
[patent_app_country] => US
[patent_app_date] => 2011-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 30378
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0026/20120026791.pdf
[firstpage_image] =>[orig_patent_app_number] => 13267689
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/267689 | Method for non-volatile memory with background data latch caching during read operations | Oct 5, 2011 | Issued |
Array
(
[id] => 8539383
[patent_doc_number] => 08315106
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-11-20
[patent_title] => 'Incremental memory refresh'
[patent_app_type] => utility
[patent_app_number] => 13/251885
[patent_app_country] => US
[patent_app_date] => 2011-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 8948
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13251885
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/251885 | Incremental memory refresh | Oct 2, 2011 | Issued |
Array
(
[id] => 8593388
[patent_doc_number] => 08351265
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-08
[patent_title] => 'Power supplies in flash memory devices and systems'
[patent_app_type] => utility
[patent_app_number] => 13/249744
[patent_app_country] => US
[patent_app_date] => 2011-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5921
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13249744
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/249744 | Power supplies in flash memory devices and systems | Sep 29, 2011 | Issued |