Huan Hoang

Array ( [id] => 7730173 [patent_doc_number] => 20120014202 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-19 [patent_title] => 'MEMORY DEVICE AND METHOD' [patent_app_type] => utility [patent_app_number] => 13/245856 [patent_app_country] => US [patent_app_date] => 2011-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6011 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20120014202.pdf [firstpage_image] =>[orig_patent_app_number] => 13245856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8216762 [patent_doc_number] => 08194471 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-05 [patent_title] => 'Semiconductor memory device having an electrically floating body transistor' [patent_app_type] => utility [patent_app_number] => 13/245220 [patent_app_country] => US [patent_app_date] => 2011-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 147 [patent_figures_cnt] => 245 [patent_no_of_words] => 43984 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/194/08194471.pdf [firstpage_image] =>[orig_patent_app_number] => 13245220 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7708858 [patent_doc_number] => 20120002476 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-05 [patent_title] => 'Semiconductor Memory With Improved Block Switching' [patent_app_type] => utility [patent_app_number] => 13/233602 [patent_app_country] => US [patent_app_date] => 2011-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 9800 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13233602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9544442 [patent_doc_number] => 20140169089 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2014-06-19 [patent_title] => 'PATH ISOLATION IN A MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 13/496378 [patent_app_country] => US [patent_app_date] => 2011-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6148 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13496378 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8341565 [patent_doc_number] => 08243487 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Stacked memory module and system' [patent_app_type] => utility [patent_app_number] => 13/218646 [patent_app_country] => US [patent_app_date] => 2011-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 43 [patent_no_of_words] => 20880 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13218646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9185400 [patent_doc_number] => 08625346 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-01-07 [patent_title] => 'Multiple level cell memory device with single bit per cell, re-mappable memory block' [patent_app_type] => utility [patent_app_number] => 13/213538 [patent_app_country] => US [patent_app_date] => 2011-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3441 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13213538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8039809 [patent_doc_number] => 20120069638 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-22 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/188088 [patent_app_country] => US [patent_app_date] => 2011-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 15592 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0069/20120069638.pdf [firstpage_image] =>[orig_patent_app_number] => 13188088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9234284 [patent_doc_number] => 08599593 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-03 [patent_title] => 'Memory system and method of operating the same' [patent_app_type] => utility [patent_app_number] => 13/180912 [patent_app_country] => US [patent_app_date] => 2011-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3161 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13180912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7730158 [patent_doc_number] => 20120014191 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-19 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 13/181404 [patent_app_country] => US [patent_app_date] => 2011-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5243 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20120014191.pdf [firstpage_image] =>[orig_patent_app_number] => 13181404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7740919 [patent_doc_number] => 20120020153 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-26 [patent_title] => 'Nonvolatile Memory Devices with Highly Reliable Programming Capability and Methods of Operating Same' [patent_app_type] => utility [patent_app_number] => 13/180730 [patent_app_country] => US [patent_app_date] => 2011-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8092 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20120020153.pdf [firstpage_image] =>[orig_patent_app_number] => 13180730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7572237 [patent_doc_number] => 20110267893 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-03 [patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY AND MEMORY SYSTEM' [patent_app_type] => utility [patent_app_number] => 13/180148 [patent_app_country] => US [patent_app_date] => 2011-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4606 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20110267893.pdf [firstpage_image] =>[orig_patent_app_number] => 13180148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7719040 [patent_doc_number] => 20120008379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-01-12 [patent_title] => 'GLOBAL BIT LINE RESTORE BY MOST SIGNIFICANT BIT OF AN ADDRESS LINE' [patent_app_type] => utility [patent_app_number] => 13/179684 [patent_app_country] => US [patent_app_date] => 2011-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6874 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20120008379.pdf [firstpage_image] =>[orig_patent_app_number] => 13179684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9779663 [patent_doc_number] => 08854877 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-10-07 [patent_title] => 'Nonvolatile semiconductor memory device and method of reusing same' [patent_app_type] => utility [patent_app_number] => 13/179206 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5345 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8245957 [patent_doc_number] => 08203885 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-19 [patent_title] => 'Nonvolatile semiconductor memory system' [patent_app_type] => utility [patent_app_number] => 13/178718 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 21903 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/203/08203885.pdf [firstpage_image] =>[orig_patent_app_number] => 13178718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8147944 [patent_doc_number] => 08164957 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-24 [patent_title] => 'Reducing energy consumption when applying body bias to substrate having sets of nand strings' [patent_app_type] => utility [patent_app_number] => 13/178853 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 46 [patent_no_of_words] => 19070 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/164/08164957.pdf [firstpage_image] =>[orig_patent_app_number] => 13178853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9101132 [patent_doc_number] => 08565022 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-22 [patent_title] => 'Memory system and method of operating the same' [patent_app_type] => utility [patent_app_number] => 13/178880 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 26 [patent_no_of_words] => 12962 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13178880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7572254 [patent_doc_number] => 20110267910 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-03 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING COLUMN REDUNDANCY FUSE BLOCK' [patent_app_type] => utility [patent_app_number] => 13/179355 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4673 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20110267910.pdf [firstpage_image] =>[orig_patent_app_number] => 13179355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9287759 [patent_doc_number] => 08644099 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-04 [patent_title] => 'Apparatus and method for determining a read level of a flash memory after an inactive period of time' [patent_app_type] => utility [patent_app_number] => 13/179466 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 14444 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8216690 [patent_doc_number] => 08194460 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-05 [patent_title] => 'Charge loss compensation during programming of a memory device' [patent_app_type] => utility [patent_app_number] => 13/173171 [patent_app_country] => US [patent_app_date] => 2011-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4448 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/194/08194460.pdf [firstpage_image] =>[orig_patent_app_number] => 13173171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8019857 [patent_doc_number] => 08139437 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-20 [patent_title] => 'Wordline driving circuit of semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 13/165697 [patent_app_country] => US [patent_app_date] => 2011-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 5915 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/139/08139437.pdf [firstpage_image] =>[orig_patent_app_number] => 13165697 [rel_patent_id] =>[rel_patent_doc_number] =>)