Huan Hoang

Array ( [id] => 7980145 [patent_doc_number] => 08072826 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => 'Memory control circuit and memory control method' [patent_app_type] => utility [patent_app_number] => 12/629894 [patent_app_country] => US [patent_app_date] => 2009-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2194 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/072/08072826.pdf [firstpage_image] =>[orig_patent_app_number] => 12629894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6421118 [patent_doc_number] => 20100142254 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'Nonvolatile Memory Device Using Variable Resistive Element' [patent_app_type] => utility [patent_app_number] => 12/630484 [patent_app_country] => US [patent_app_date] => 2009-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8560 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20100142254.pdf [firstpage_image] =>[orig_patent_app_number] => 12630484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8871874 [patent_doc_number] => 08467256 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-18 [patent_title] => 'Electronic circuit' [patent_app_type] => utility [patent_app_number] => 12/998996 [patent_app_country] => US [patent_app_date] => 2009-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 31 [patent_no_of_words] => 5259 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12998996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8245938 [patent_doc_number] => 08203876 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-19 [patent_title] => 'Reducing effects of erase disturb in a memory device' [patent_app_type] => utility [patent_app_number] => 12/628522 [patent_app_country] => US [patent_app_date] => 2009-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 22 [patent_no_of_words] => 6321 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/203/08203876.pdf [firstpage_image] =>[orig_patent_app_number] => 12628522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6397528 [patent_doc_number] => 20100147817 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'ENCLOSED WELDER WITH RECESS PANEL' [patent_app_type] => utility [patent_app_number] => 12/627951 [patent_app_country] => US [patent_app_date] => 2009-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2629 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20100147817.pdf [firstpage_image] =>[orig_patent_app_number] => 12627951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8008351 [patent_doc_number] => 08085584 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-12-27 [patent_title] => 'Memory to store user-configurable data polarity' [patent_app_type] => utility [patent_app_number] => 12/627214 [patent_app_country] => US [patent_app_date] => 2009-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4273 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/085/08085584.pdf [firstpage_image] =>[orig_patent_app_number] => 12627214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8191863 [patent_doc_number] => 08184469 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-22 [patent_title] => 'Stored multi-bit data characterized by multiple-dimensional memory states' [patent_app_type] => utility [patent_app_number] => 12/627234 [patent_app_country] => US [patent_app_date] => 2009-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4660 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/184/08184469.pdf [firstpage_image] =>[orig_patent_app_number] => 12627234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8423184 [patent_doc_number] => 08279675 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-02 [patent_title] => 'Nonvolatile memory device and method of programming the same' [patent_app_type] => utility [patent_app_number] => 12/621873 [patent_app_country] => US [patent_app_date] => 2009-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 9106 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12621873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6530679 [patent_doc_number] => 20100124139 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING AN ANTI-FUSE ELEMENT' [patent_app_type] => utility [patent_app_number] => 12/621167 [patent_app_country] => US [patent_app_date] => 2009-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 13842 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20100124139.pdf [firstpage_image] =>[orig_patent_app_number] => 12621167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6530033 [patent_doc_number] => 20100124090 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/620771 [patent_app_country] => US [patent_app_date] => 2009-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 9181 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20100124090.pdf [firstpage_image] =>[orig_patent_app_number] => 12620771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6484083 [patent_doc_number] => 20100208538 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'SENSING CIRCUIT FOR SEMICONDUCTOR MEMORY' [patent_app_type] => utility [patent_app_number] => 12/620539 [patent_app_country] => US [patent_app_date] => 2009-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3621 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0208/20100208538.pdf [firstpage_image] =>[orig_patent_app_number] => 12620539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5999282 [patent_doc_number] => 20110116312 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-19 [patent_title] => 'NON VOLATILE CELL AND ARCHITECTURE WITH SINGLE BIT RANDOM ACCESS READ, PROGRAM AND ERASE' [patent_app_type] => utility [patent_app_number] => 12/619771 [patent_app_country] => US [patent_app_date] => 2009-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5892 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20110116312.pdf [firstpage_image] =>[orig_patent_app_number] => 12619771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6053811 [patent_doc_number] => 20110110171 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-12 [patent_title] => 'POWERLESS EXTERNAL EVENT DETECTION DEVICE' [patent_app_type] => utility [patent_app_number] => 12/620365 [patent_app_country] => US [patent_app_date] => 2009-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3832 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20110110171.pdf [firstpage_image] =>[orig_patent_app_number] => 12620365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5999321 [patent_doc_number] => 20110116332 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-19 [patent_title] => 'MEMORY DEVICE WITH TEST MECHANISM' [patent_app_type] => utility [patent_app_number] => 12/618827 [patent_app_country] => US [patent_app_date] => 2009-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 45 [patent_no_of_words] => 11275 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20110116332.pdf [firstpage_image] =>[orig_patent_app_number] => 12618827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5995764 [patent_doc_number] => 20110114625 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-19 [patent_title] => 'FOOD HOLDING CABINET WITH SELF-ALIGNING AND ADDRESSABLE POWER SUPPLIES' [patent_app_type] => utility [patent_app_number] => 12/618965 [patent_app_country] => US [patent_app_date] => 2009-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4858 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20110114625.pdf [firstpage_image] =>[orig_patent_app_number] => 12618965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6530463 [patent_doc_number] => 20100124122 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'METHOD OF OPERATING NONVOLATILE MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/618973 [patent_app_country] => US [patent_app_date] => 2009-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5183 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20100124122.pdf [firstpage_image] =>[orig_patent_app_number] => 12618973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9028016 [patent_doc_number] => 08537604 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-17 [patent_title] => 'Magnetoresistance element, MRAM, and initialization method for magnetoresistance element' [patent_app_type] => utility [patent_app_number] => 13/062764 [patent_app_country] => US [patent_app_date] => 2009-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 30 [patent_no_of_words] => 10373 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13062764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6249670 [patent_doc_number] => 20100027329 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'Synchronous Page-Mode Phase-Change Memory with ECC and RAM Cache' [patent_app_type] => utility [patent_app_number] => 12/579695 [patent_app_country] => US [patent_app_date] => 2009-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7806 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20100027329.pdf [firstpage_image] =>[orig_patent_app_number] => 12579695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8631362 [patent_doc_number] => 08363446 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-29 [patent_title] => 'Multilevel variable resistance memory cell utilizing crystalline programming states' [patent_app_type] => utility [patent_app_number] => 12/578638 [patent_app_country] => US [patent_app_date] => 2009-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 13600 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12578638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8271704 [patent_doc_number] => 08213205 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-03 [patent_title] => 'Memory system including multiple memory stacks' [patent_app_type] => utility [patent_app_number] => 12/574628 [patent_app_country] => US [patent_app_date] => 2009-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 28 [patent_no_of_words] => 14461 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12574628 [rel_patent_id] =>[rel_patent_doc_number] =>)