Search

Huan Hoang

Examiner (ID: 8099, Phone: (571)272-1779 , Office: P/2827 )

Most Active Art Unit
2827
Art Unit(s)
2154, 2827, 2511, 2818
Total Applications
3260
Issued Applications
3044
Pending Applications
110
Abandoned Applications
129

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 6537805 [patent_doc_number] => 20100232250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-16 [patent_title] => 'Interface circuit and method for coupling between a memory device and processing circuitry' [patent_app_type] => utility [patent_app_number] => 12/382428 [patent_app_country] => US [patent_app_date] => 2009-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8085 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20100232250.pdf [firstpage_image] =>[orig_patent_app_number] => 12382428 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/382428
Interface circuit and method for coupling between a memory device and processing circuitry Mar 15, 2009 Issued
Array ( [id] => 6520428 [patent_doc_number] => 20100220536 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-02 [patent_title] => 'ADVANCED MEMORY DEVICE HAVING REDUCED POWER AND IMPROVED PERFORMANCE' [patent_app_type] => utility [patent_app_number] => 12/394804 [patent_app_country] => US [patent_app_date] => 2009-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 14641 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20100220536.pdf [firstpage_image] =>[orig_patent_app_number] => 12394804 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/394804
Advanced memory device having reduced power and improved performance Feb 26, 2009 Issued
Array ( [id] => 64574 [patent_doc_number] => 07764532 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-27 [patent_title] => 'High speed OTP sensing scheme' [patent_app_type] => utility [patent_app_number] => 12/389933 [patent_app_country] => US [patent_app_date] => 2009-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 36 [patent_no_of_words] => 18721 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/764/07764532.pdf [firstpage_image] =>[orig_patent_app_number] => 12389933 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/389933
High speed OTP sensing scheme Feb 19, 2009 Issued
Array ( [id] => 5544370 [patent_doc_number] => 20090154247 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'PROGRAMMING MEMORY DEVICES' [patent_app_type] => utility [patent_app_number] => 12/370810 [patent_app_country] => US [patent_app_date] => 2009-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3855 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0154/20090154247.pdf [firstpage_image] =>[orig_patent_app_number] => 12370810 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/370810
Programming memory devices Feb 12, 2009 Issued
Array ( [id] => 16042 [patent_doc_number] => 07808832 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-05 [patent_title] => 'Non-volatile memory and method with improved sensing having a bit-line lockout control' [patent_app_type] => utility [patent_app_number] => 12/371479 [patent_app_country] => US [patent_app_date] => 2009-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 29 [patent_no_of_words] => 17203 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/808/07808832.pdf [firstpage_image] =>[orig_patent_app_number] => 12371479 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/371479
Non-volatile memory and method with improved sensing having a bit-line lockout control Feb 12, 2009 Issued
Array ( [id] => 73993 [patent_doc_number] => 07755928 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-13 [patent_title] => 'Semiconductor memory device and semiconductor device group' [patent_app_type] => utility [patent_app_number] => 12/320861 [patent_app_country] => US [patent_app_date] => 2009-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 39 [patent_no_of_words] => 7022 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 338 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/755/07755928.pdf [firstpage_image] =>[orig_patent_app_number] => 12320861 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/320861
Semiconductor memory device and semiconductor device group Feb 5, 2009 Issued
Array ( [id] => 5421154 [patent_doc_number] => 20090147609 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'TECHNIQUES FOR CONFIGURING MEMORY SYSTEMS USING ACCURATE OPERATING PARAMETERS' [patent_app_type] => utility [patent_app_number] => 12/366550 [patent_app_country] => US [patent_app_date] => 2009-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4831 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20090147609.pdf [firstpage_image] =>[orig_patent_app_number] => 12366550 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/366550
Techniques for configuring memory systems using accurate operating parameters Feb 4, 2009 Issued
Array ( [id] => 5548076 [patent_doc_number] => 20090157953 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'Data line disturbance free memory block divided flash memory and microcomputer having flash memory therein' [patent_app_type] => utility [patent_app_number] => 12/320679 [patent_app_country] => US [patent_app_date] => 2009-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 65 [patent_figures_cnt] => 65 [patent_no_of_words] => 32127 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20090157953.pdf [firstpage_image] =>[orig_patent_app_number] => 12320679 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/320679
Data line disturbance free memory block divided flash memory and microcomputer having flash memory therein Feb 1, 2009 Issued
Array ( [id] => 8196398 [patent_doc_number] => RE043417 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2012-05-29 [patent_title] => 'Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND' [patent_app_type] => reissue [patent_app_number] => 12/363165 [patent_app_country] => US [patent_app_date] => 2009-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 4774 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/043/RE043417.pdf [firstpage_image] =>[orig_patent_app_number] => 12363165 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/363165
Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND Jan 29, 2009 Issued
Array ( [id] => 5562795 [patent_doc_number] => 20090135647 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-28 [patent_title] => 'NAND FLASH MEMORY DEVICES HAVING SHIELDING LINES BETWEEN WORDLINES AND SELECTION LINES' [patent_app_type] => utility [patent_app_number] => 12/358009 [patent_app_country] => US [patent_app_date] => 2009-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5902 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20090135647.pdf [firstpage_image] =>[orig_patent_app_number] => 12358009 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/358009
NAND flash memory devices having shielding lines between wordlines and selection lines Jan 21, 2009 Issued
Array ( [id] => 144550 [patent_doc_number] => 07692994 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-06 [patent_title] => 'Dynamic random access memory device and method for self-refreshing memory cells with temperature compensated self-refresh' [patent_app_type] => utility [patent_app_number] => 12/349756 [patent_app_country] => US [patent_app_date] => 2009-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 33 [patent_no_of_words] => 20185 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/692/07692994.pdf [firstpage_image] =>[orig_patent_app_number] => 12349756 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/349756
Dynamic random access memory device and method for self-refreshing memory cells with temperature compensated self-refresh Jan 6, 2009 Issued
Array ( [id] => 76584 [patent_doc_number] => 07751244 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-06 [patent_title] => 'Applying adaptive body bias to non-volatile storage based on number of programming cycles' [patent_app_type] => utility [patent_app_number] => 12/335803 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 46 [patent_no_of_words] => 18901 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/751/07751244.pdf [firstpage_image] =>[orig_patent_app_number] => 12335803 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/335803
Applying adaptive body bias to non-volatile storage based on number of programming cycles Dec 15, 2008 Issued
Array ( [id] => 5283640 [patent_doc_number] => 20090097314 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-16 [patent_title] => 'PAGE BUFFER AND MULTI-STATE NONVOLATILE MEMORY DEVICE INCLUDING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/333344 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 21346 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20090097314.pdf [firstpage_image] =>[orig_patent_app_number] => 12333344 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/333344
Page buffer and multi-state nonvolatile memory device including the same Dec 11, 2008 Issued
Array ( [id] => 4482224 [patent_doc_number] => 07907451 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-15 [patent_title] => 'Semiconductor storage device and method of manufacturing same' [patent_app_type] => utility [patent_app_number] => 12/665320 [patent_app_country] => US [patent_app_date] => 2008-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 9706 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/907/07907451.pdf [firstpage_image] =>[orig_patent_app_number] => 12665320 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/665320
Semiconductor storage device and method of manufacturing same Dec 7, 2008 Issued
Array ( [id] => 5263594 [patent_doc_number] => 20090116279 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-07 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 12/314190 [patent_app_country] => US [patent_app_date] => 2008-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 10215 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20090116279.pdf [firstpage_image] =>[orig_patent_app_number] => 12314190 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/314190
Semiconductor integrated circuit device Dec 4, 2008 Issued
Array ( [id] => 5507071 [patent_doc_number] => 20090080278 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-26 [patent_title] => 'CIRCUIT AND METHOD FOR REDUCING POWER IN A MEMORY DEVICE DURING STANDBY MODES' [patent_app_type] => utility [patent_app_number] => 12/325736 [patent_app_country] => US [patent_app_date] => 2008-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6619 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20090080278.pdf [firstpage_image] =>[orig_patent_app_number] => 12325736 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/325736
Circuit and method for reducing power in a memory device during standby modes Nov 30, 2008 Issued
Array ( [id] => 125510 [patent_doc_number] => 07706170 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-27 [patent_title] => 'Compact and highly efficient DRAM cell' [patent_app_type] => utility [patent_app_number] => 12/323283 [patent_app_country] => US [patent_app_date] => 2008-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2674 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/706/07706170.pdf [firstpage_image] =>[orig_patent_app_number] => 12323283 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/323283
Compact and highly efficient DRAM cell Nov 24, 2008 Issued
Array ( [id] => 7551829 [patent_doc_number] => 08064166 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-22 [patent_title] => 'Hydrodynamic bearing device, spindle motor, and recording and reproducing apparatus' [patent_app_type] => utility [patent_app_number] => 12/276862 [patent_app_country] => US [patent_app_date] => 2008-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 12570 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/064/08064166.pdf [firstpage_image] =>[orig_patent_app_number] => 12276862 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/276862
Hydrodynamic bearing device, spindle motor, and recording and reproducing apparatus Nov 23, 2008 Issued
Array ( [id] => 5562663 [patent_doc_number] => 20090135515 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-28 [patent_title] => 'DISK APPARATUS AND INFORMATION RECORDING DISK' [patent_app_type] => utility [patent_app_number] => 12/276881 [patent_app_country] => US [patent_app_date] => 2008-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3197 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20090135515.pdf [firstpage_image] =>[orig_patent_app_number] => 12276881 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/276881
DISK APPARATUS AND INFORMATION RECORDING DISK Nov 23, 2008 Abandoned
Array ( [id] => 6562753 [patent_doc_number] => 20100128379 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-27 [patent_title] => 'GUIDE ASSEMBLY FOR REDUCING LATERAL TAPE MOTION IN A TAPE DRIVE' [patent_app_type] => utility [patent_app_number] => 12/277065 [patent_app_country] => US [patent_app_date] => 2008-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4660 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20100128379.pdf [firstpage_image] =>[orig_patent_app_number] => 12277065 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/277065
GUIDE ASSEMBLY FOR REDUCING LATERAL TAPE MOTION IN A TAPE DRIVE Nov 23, 2008 Abandoned
Menu