Huan Hoang

Array ( [id] => 399258 [patent_doc_number] => 07295486 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-13 [patent_title] => 'Memory and driving method therefor' [patent_app_type] => utility [patent_app_number] => 11/391990 [patent_app_country] => US [patent_app_date] => 2006-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6109 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 342 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/295/07295486.pdf [firstpage_image] =>[orig_patent_app_number] => 11391990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 916563 [patent_doc_number] => 07327622 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-05 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/391558 [patent_app_country] => US [patent_app_date] => 2006-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8343 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/327/07327622.pdf [firstpage_image] =>[orig_patent_app_number] => 11391558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5124750 [patent_doc_number] => 20070237021 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-11 [patent_title] => 'Memory with clocked sense amplifier' [patent_app_type] => utility [patent_app_number] => 11/392402 [patent_app_country] => US [patent_app_date] => 2006-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2704 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20070237021.pdf [firstpage_image] =>[orig_patent_app_number] => 11392402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5681922 [patent_doc_number] => 20060198192 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Boosting to control programming of non-volatile memory' [patent_app_type] => utility [patent_app_number] => 11/392901 [patent_app_country] => US [patent_app_date] => 2006-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 15705 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0198/20060198192.pdf [firstpage_image] =>[orig_patent_app_number] => 11392901 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 921075 [patent_doc_number] => 07321513 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-22 [patent_title] => 'Semiconductor device and method of generating a reference voltage therefor' [patent_app_type] => utility [patent_app_number] => 11/392398 [patent_app_country] => US [patent_app_date] => 2006-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4067 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/321/07321513.pdf [firstpage_image] =>[orig_patent_app_number] => 11392398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 300824 [patent_doc_number] => 07539030 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-26 [patent_title] => 'Attribute cache memory' [patent_app_type] => utility [patent_app_number] => 11/391834 [patent_app_country] => US [patent_app_date] => 2006-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6608 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/539/07539030.pdf [firstpage_image] =>[orig_patent_app_number] => 11391834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 572186 [patent_doc_number] => 07471549 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-30 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/390254 [patent_app_country] => US [patent_app_date] => 2006-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5366 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/471/07471549.pdf [firstpage_image] =>[orig_patent_app_number] => 11390254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 818348 [patent_doc_number] => 07411821 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-12 [patent_title] => 'Method and apparatus to protect nonvolatile memory from viruses' [patent_app_type] => utility [patent_app_number] => 11/390948 [patent_app_country] => US [patent_app_date] => 2006-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7771 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/411/07411821.pdf [firstpage_image] =>[orig_patent_app_number] => 11390948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 437151 [patent_doc_number] => 07263009 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-28 [patent_title] => 'Semiconductor memory device with delay section' [patent_app_type] => utility [patent_app_number] => 11/389104 [patent_app_country] => US [patent_app_date] => 2006-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 43 [patent_no_of_words] => 13530 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/263/07263009.pdf [firstpage_image] =>[orig_patent_app_number] => 11389104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 593120 [patent_doc_number] => 07447064 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-11-04 [patent_title] => 'System and method for providing a CMOS compatible single poly EEPROM with an NMOS program transistor' [patent_app_type] => utility [patent_app_number] => 11/389984 [patent_app_country] => US [patent_app_date] => 2006-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 5893 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/447/07447064.pdf [firstpage_image] =>[orig_patent_app_number] => 11389984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 312094 [patent_doc_number] => 07529130 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-05 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/389252 [patent_app_country] => US [patent_app_date] => 2006-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 54 [patent_no_of_words] => 18344 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/529/07529130.pdf [firstpage_image] =>[orig_patent_app_number] => 11389252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 335279 [patent_doc_number] => 07508693 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-24 [patent_title] => 'One-time-programmable (OTP) memory device and method for testing the same' [patent_app_type] => utility [patent_app_number] => 11/388905 [patent_app_country] => US [patent_app_date] => 2006-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1862 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/508/07508693.pdf [firstpage_image] =>[orig_patent_app_number] => 11388905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5919551 [patent_doc_number] => 20060239087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'Method of generating an internal clock for a semiconductor memory device and semiconductor memory device using the same' [patent_app_type] => utility [patent_app_number] => 11/388720 [patent_app_country] => US [patent_app_date] => 2006-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6190 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20060239087.pdf [firstpage_image] =>[orig_patent_app_number] => 11388720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5618140 [patent_doc_number] => 20060187673 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'Offset compensated sensing for magnetic random access memory' [patent_app_type] => utility [patent_app_number] => 11/377683 [patent_app_country] => US [patent_app_date] => 2006-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4349 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20060187673.pdf [firstpage_image] =>[orig_patent_app_number] => 11377683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5246310 [patent_doc_number] => 20070242544 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-18 [patent_title] => 'Method and system for providing directed bank refresh for volatile memories' [patent_app_type] => utility [patent_app_number] => 11/374838 [patent_app_country] => US [patent_app_date] => 2006-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4317 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20070242544.pdf [firstpage_image] =>[orig_patent_app_number] => 11374838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5630128 [patent_doc_number] => 20060146596 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Configurable storage device' [patent_app_type] => utility [patent_app_number] => 11/365032 [patent_app_country] => US [patent_app_date] => 2006-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10844 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20060146596.pdf [firstpage_image] =>[orig_patent_app_number] => 11365032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5630139 [patent_doc_number] => 20060146607 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/366110 [patent_app_country] => US [patent_app_date] => 2006-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 11812 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20060146607.pdf [firstpage_image] =>[orig_patent_app_number] => 11366110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 916530 [patent_doc_number] => 07327600 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-05 [patent_title] => 'Storage controller for multiple configurations of vertical memory' [patent_app_type] => utility [patent_app_number] => 11/342491 [patent_app_country] => US [patent_app_date] => 2006-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4660 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/327/07327600.pdf [firstpage_image] =>[orig_patent_app_number] => 11342491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5846971 [patent_doc_number] => 20060123222 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-08 [patent_title] => 'Techniques for storing accurate operating current values' [patent_app_type] => utility [patent_app_number] => 11/338279 [patent_app_country] => US [patent_app_date] => 2006-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4806 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20060123222.pdf [firstpage_image] =>[orig_patent_app_number] => 11338279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5846969 [patent_doc_number] => 20060123221 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-08 [patent_title] => 'Techniques for storing accurate operating current values' [patent_app_type] => utility [patent_app_number] => 11/338155 [patent_app_country] => US [patent_app_date] => 2006-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4806 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20060123221.pdf [firstpage_image] =>[orig_patent_app_number] => 11338155 [rel_patent_id] =>[rel_patent_doc_number] =>)