Huan Hoang

Array ( [id] => 7604350 [patent_doc_number] => 07116586 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-03 [patent_title] => 'Non-volatile semiconductor memory device and semiconductor disk device' [patent_app_type] => utility [patent_app_number] => 10/975818 [patent_app_country] => US [patent_app_date] => 2004-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 19 [patent_no_of_words] => 9324 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/116/07116586.pdf [firstpage_image] =>[orig_patent_app_number] => 10975818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7126235 [patent_doc_number] => 20050057979 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Noise reduction technique for transistors and small devices utilizing an episodic agitation' [patent_app_type] => utility [patent_app_number] => 10/976692 [patent_app_country] => US [patent_app_date] => 2004-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 14267 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20050057979.pdf [firstpage_image] =>[orig_patent_app_number] => 10976692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7081830 [patent_doc_number] => 20050047210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/965775 [patent_app_country] => US [patent_app_date] => 2004-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9497 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20050047210.pdf [firstpage_image] =>[orig_patent_app_number] => 10965775 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7102637 [patent_doc_number] => 20050105363 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'Semiconductor memory device having column address path therein for reducing power consumption' [patent_app_type] => utility [patent_app_number] => 10/963744 [patent_app_country] => US [patent_app_date] => 2004-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5158 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20050105363.pdf [firstpage_image] =>[orig_patent_app_number] => 10963744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 714000 [patent_doc_number] => 07057945 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Non-volatile memory erase circuitry' [patent_app_type] => utility [patent_app_number] => 10/964037 [patent_app_country] => US [patent_app_date] => 2004-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3332 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/057/07057945.pdf [firstpage_image] =>[orig_patent_app_number] => 10964037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 776021 [patent_doc_number] => 07002846 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-21 [patent_title] => 'Non-volatile semiconductor memory device with memory transistor' [patent_app_type] => utility [patent_app_number] => 10/962600 [patent_app_country] => US [patent_app_date] => 2004-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 28 [patent_no_of_words] => 6432 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/002/07002846.pdf [firstpage_image] =>[orig_patent_app_number] => 10962600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7068232 [patent_doc_number] => 20050243615 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-03 [patent_title] => 'Buffer device for a clock enable signal used in a memory device' [patent_app_type] => utility [patent_app_number] => 10/963102 [patent_app_country] => US [patent_app_date] => 2004-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2728 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0243/20050243615.pdf [firstpage_image] =>[orig_patent_app_number] => 10963102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 607904 [patent_doc_number] => 07154786 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-26 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 10/960996 [patent_app_country] => US [patent_app_date] => 2004-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4576 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/154/07154786.pdf [firstpage_image] =>[orig_patent_app_number] => 10960996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7156917 [patent_doc_number] => 20050083736 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/961134 [patent_app_country] => US [patent_app_date] => 2004-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 9854 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20050083736.pdf [firstpage_image] =>[orig_patent_app_number] => 10961134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 607925 [patent_doc_number] => 07154794 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-26 [patent_title] => 'Memory regulator system with test mode' [patent_app_type] => utility [patent_app_number] => 10/961464 [patent_app_country] => US [patent_app_date] => 2004-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1913 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/154/07154794.pdf [firstpage_image] =>[orig_patent_app_number] => 10961464 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 578299 [patent_doc_number] => 07466588 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-16 [patent_title] => 'Method for improving programming speed in memory devices' [patent_app_type] => utility [patent_app_number] => 10/962064 [patent_app_country] => US [patent_app_date] => 2004-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3834 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/466/07466588.pdf [firstpage_image] =>[orig_patent_app_number] => 10962064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 475527 [patent_doc_number] => 07230853 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-12 [patent_title] => 'Selective erase method for flash memory' [patent_app_type] => utility [patent_app_number] => 10/960542 [patent_app_country] => US [patent_app_date] => 2004-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4626 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 317 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/230/07230853.pdf [firstpage_image] =>[orig_patent_app_number] => 10960542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5714366 [patent_doc_number] => 20060077729 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-13 [patent_title] => 'Low current consumption at low power DRAM operation' [patent_app_type] => utility [patent_app_number] => 10/959164 [patent_app_country] => US [patent_app_date] => 2004-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2932 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20060077729.pdf [firstpage_image] =>[orig_patent_app_number] => 10959164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 689051 [patent_doc_number] => 07079435 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'Sense amplifier circuit to write data at high speed in high speed semiconductor memory' [patent_app_type] => utility [patent_app_number] => 10/959095 [patent_app_country] => US [patent_app_date] => 2004-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 7014 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/079/07079435.pdf [firstpage_image] =>[orig_patent_app_number] => 10959095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7204477 [patent_doc_number] => 20050052928 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Semiconductor memory device and method for manufacturing same' [patent_app_type] => utility [patent_app_number] => 10/958572 [patent_app_country] => US [patent_app_date] => 2004-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6401 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20050052928.pdf [firstpage_image] =>[orig_patent_app_number] => 10958572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7247381 [patent_doc_number] => 20050073891 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-07 [patent_title] => 'Semiconductor memory device and method for testing same' [patent_app_type] => utility [patent_app_number] => 10/958230 [patent_app_country] => US [patent_app_date] => 2004-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1875 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20050073891.pdf [firstpage_image] =>[orig_patent_app_number] => 10958230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7606529 [patent_doc_number] => 07099189 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-29 [patent_title] => 'SRAM cell controlled by non-volatile memory cell' [patent_app_type] => utility [patent_app_number] => 10/959404 [patent_app_country] => US [patent_app_date] => 2004-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3850 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/099/07099189.pdf [firstpage_image] =>[orig_patent_app_number] => 10959404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 568799 [patent_doc_number] => 07161835 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-09 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/957826 [patent_app_country] => US [patent_app_date] => 2004-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 6170 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/161/07161835.pdf [firstpage_image] =>[orig_patent_app_number] => 10957826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5797827 [patent_doc_number] => 20060034113 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-16 [patent_title] => 'Capacitor supported precharging of memory digit lines' [patent_app_type] => utility [patent_app_number] => 10/958936 [patent_app_country] => US [patent_app_date] => 2004-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3249 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20060034113.pdf [firstpage_image] =>[orig_patent_app_number] => 10958936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7157018 [patent_doc_number] => 20050083770 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Thin-film magnetic memory device executing data writing with data write magnetic fields in two directions' [patent_app_type] => utility [patent_app_number] => 10/957613 [patent_app_country] => US [patent_app_date] => 2004-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 18080 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20050083770.pdf [firstpage_image] =>[orig_patent_app_number] => 10957613 [rel_patent_id] =>[rel_patent_doc_number] =>)