Huan Hoang

Array ( [id] => 1003744 [patent_doc_number] => 06909660 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-21 [patent_title] => 'Random access memory having driver for reduced leakage current' [patent_app_type] => utility [patent_app_number] => 10/672118 [patent_app_country] => US [patent_app_date] => 2003-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2953 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/909/06909660.pdf [firstpage_image] =>[orig_patent_app_number] => 10672118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7611850 [patent_doc_number] => 06903989 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-07 [patent_title] => 'Data sensing circuits and methods for magnetic memory devices' [patent_app_type] => utility [patent_app_number] => 10/668022 [patent_app_country] => US [patent_app_date] => 2003-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4844 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/903/06903989.pdf [firstpage_image] =>[orig_patent_app_number] => 10668022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7126221 [patent_doc_number] => 20050057965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'NON-VOLATILE MEMORY AND METHOD WITH BIT LINE COUPLED COMPENSATION' [patent_app_type] => utility [patent_app_number] => 10/667222 [patent_app_country] => US [patent_app_date] => 2003-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 10896 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20050057965.pdf [firstpage_image] =>[orig_patent_app_number] => 10667222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 954522 [patent_doc_number] => 06958939 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-25 [patent_title] => 'Flash memory cell having multi-program channels' [patent_app_type] => utility [patent_app_number] => 10/663425 [patent_app_country] => US [patent_app_date] => 2003-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 24 [patent_no_of_words] => 2414 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/958/06958939.pdf [firstpage_image] =>[orig_patent_app_number] => 10663425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1003748 [patent_doc_number] => 06909662 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-21 [patent_title] => 'Data read circuit in a semiconductor device featuring reduced chip area and increased data transfer rate' [patent_app_type] => utility [patent_app_number] => 10/660518 [patent_app_country] => US [patent_app_date] => 2003-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 5441 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/909/06909662.pdf [firstpage_image] =>[orig_patent_app_number] => 10660518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7454455 [patent_doc_number] => 20040052128 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-18 [patent_title] => 'High speed memory array architecture' [patent_app_type] => new [patent_app_number] => 10/660566 [patent_app_country] => US [patent_app_date] => 2003-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4762 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20040052128.pdf [firstpage_image] =>[orig_patent_app_number] => 10660566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1007135 [patent_doc_number] => 06906946 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Compact and highly efficient DRAM cell' [patent_app_type] => utility [patent_app_number] => 10/657848 [patent_app_country] => US [patent_app_date] => 2003-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2582 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906946.pdf [firstpage_image] =>[orig_patent_app_number] => 10657848 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7606503 [patent_doc_number] => 07099216 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-29 [patent_title] => 'Single cycle read/write/writeback pipeline, full-wordline I/O DRAM architecture with enhanced write and single ended sensing' [patent_app_type] => utility [patent_app_number] => 10/656596 [patent_app_country] => US [patent_app_date] => 2003-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 9744 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/099/07099216.pdf [firstpage_image] =>[orig_patent_app_number] => 10656596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7131936 [patent_doc_number] => 20040042328 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-04 [patent_title] => 'Magnetic material, memory and information reproducing method of the same' [patent_app_type] => new [patent_app_number] => 10/651935 [patent_app_country] => US [patent_app_date] => 2003-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5025 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20040042328.pdf [firstpage_image] =>[orig_patent_app_number] => 10651935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7162971 [patent_doc_number] => 20040076058 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Integrated DRAM memory component' [patent_app_type] => new [patent_app_number] => 10/650818 [patent_app_country] => US [patent_app_date] => 2003-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2269 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 289 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20040076058.pdf [firstpage_image] =>[orig_patent_app_number] => 10650818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7131913 [patent_doc_number] => 20040042314 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-04 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/652920 [patent_app_country] => US [patent_app_date] => 2003-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10848 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20040042314.pdf [firstpage_image] =>[orig_patent_app_number] => 10652920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7398376 [patent_doc_number] => 20040174760 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-09 [patent_title] => 'Integrated circuit memory device including delay locked loop circuit and delay locked loop control circuit and method of controlling delay locked loop circuit' [patent_app_type] => new [patent_app_number] => 10/646718 [patent_app_country] => US [patent_app_date] => 2003-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 5522 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20040174760.pdf [firstpage_image] =>[orig_patent_app_number] => 10646718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7191287 [patent_doc_number] => 20050040455 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Non-volatile multi-stable memory device and methods of making and using the same' [patent_app_type] => utility [patent_app_number] => 10/645240 [patent_app_country] => US [patent_app_date] => 2003-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6697 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20050040455.pdf [firstpage_image] =>[orig_patent_app_number] => 10645240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1067388 [patent_doc_number] => 06847556 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-25 [patent_title] => 'Method for operating NOR type flash memory device including SONOS cells' [patent_app_type] => utility [patent_app_number] => 10/643724 [patent_app_country] => US [patent_app_date] => 2003-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5202 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/847/06847556.pdf [firstpage_image] =>[orig_patent_app_number] => 10643724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7131827 [patent_doc_number] => 20040042280 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-04 [patent_title] => 'Nonvolatile semiconductor memory device, nonvolatile semiconductor memory device-integrated system, and defective block detecting method' [patent_app_type] => new [patent_app_number] => 10/638418 [patent_app_country] => US [patent_app_date] => 2003-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 12345 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20040042280.pdf [firstpage_image] =>[orig_patent_app_number] => 10638418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1099320 [patent_doc_number] => 06822920 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-23 [patent_title] => 'SRAM-compatible memory device employing DRAM cells' [patent_app_type] => B2 [patent_app_number] => 10/639922 [patent_app_country] => US [patent_app_date] => 2003-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3747 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/822/06822920.pdf [firstpage_image] =>[orig_patent_app_number] => 10639922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1087626 [patent_doc_number] => 06831858 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-14 [patent_title] => 'Non-volatile semiconductor memory device and data write control method for the same' [patent_app_type] => B2 [patent_app_number] => 10/637923 [patent_app_country] => US [patent_app_date] => 2003-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 22 [patent_no_of_words] => 12090 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/831/06831858.pdf [firstpage_image] =>[orig_patent_app_number] => 10637923 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7032275 [patent_doc_number] => 20050030784 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Optically accessible phase change memory' [patent_app_type] => utility [patent_app_number] => 10/634146 [patent_app_country] => US [patent_app_date] => 2003-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2139 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20050030784.pdf [firstpage_image] =>[orig_patent_app_number] => 10634146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140170 [patent_doc_number] => 06785168 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-31 [patent_title] => 'Semiconductor memory device having advanced prefetch block' [patent_app_type] => B2 [patent_app_number] => 10/625122 [patent_app_country] => US [patent_app_date] => 2003-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4774 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/785/06785168.pdf [firstpage_image] =>[orig_patent_app_number] => 10625122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6950939 [patent_doc_number] => 20050226033 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Composite storage circuit and semiconductor device having the same composite storage circuit' [patent_app_type] => utility [patent_app_number] => 10/522316 [patent_app_country] => US [patent_app_date] => 2003-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6470 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0226/20050226033.pdf [firstpage_image] =>[orig_patent_app_number] => 10522316 [rel_patent_id] =>[rel_patent_doc_number] =>)