
Hung K. Vu
Examiner (ID: 9736)
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2811, 2897 |
| Total Applications | 1874 |
| Issued Applications | 1571 |
| Pending Applications | 97 |
| Abandoned Applications | 237 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12954190
[patent_doc_number] => 09837544
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-05
[patent_title] => Semiconductor device having an oxide semiconductor layer
[patent_app_type] => utility
[patent_app_number] => 14/988628
[patent_app_country] => US
[patent_app_date] => 2016-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 31
[patent_no_of_words] => 13476
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14988628
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/988628 | Semiconductor device having an oxide semiconductor layer | Jan 4, 2016 | Issued |
Array
(
[id] => 10765310
[patent_doc_number] => 20160111467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'SOLID-STATE IMAGING APPARATUS, SOLID-STATE IMAGING APPARATUS MANUFACTURING METHOD, AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/985106
[patent_app_country] => US
[patent_app_date] => 2015-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7628
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14985106
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/985106 | Imaging apparatus manufacturing method and electronic apparatus including shielding members connected to high impurity concentration regions | Dec 29, 2015 | Issued |
Array
(
[id] => 15955323
[patent_doc_number] => 10665577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Co-integrated III-N voltage regulator and RF power amplifier for envelope tracking systems
[patent_app_type] => utility
[patent_app_number] => 15/777500
[patent_app_country] => US
[patent_app_date] => 2015-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 9098
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15777500
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/777500 | Co-integrated III-N voltage regulator and RF power amplifier for envelope tracking systems | Dec 20, 2015 | Issued |
Array
(
[id] => 11753437
[patent_doc_number] => 09711456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-18
[patent_title] => 'Composite manganese nitride/low-K dielectric cap'
[patent_app_type] => utility
[patent_app_number] => 14/975729
[patent_app_country] => US
[patent_app_date] => 2015-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3759
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14975729
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/975729 | Composite manganese nitride/low-K dielectric cap | Dec 18, 2015 | Issued |
Array
(
[id] => 11861991
[patent_doc_number] => 09741682
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Structures to enable a full intermetallic interconnect'
[patent_app_type] => utility
[patent_app_number] => 14/974165
[patent_app_country] => US
[patent_app_date] => 2015-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4085
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14974165
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/974165 | Structures to enable a full intermetallic interconnect | Dec 17, 2015 | Issued |
Array
(
[id] => 13682971
[patent_doc_number] => 20160380222
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-29
[patent_title] => ORGANIC ELECTRONIC DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 14/974096
[patent_app_country] => US
[patent_app_date] => 2015-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6411
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14974096
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/974096 | Organic electronic device and method of manufacturing the same | Dec 17, 2015 | Issued |
Array
(
[id] => 11710516
[patent_doc_number] => 20170179015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'ELEMENT PLACE ON LAMINATES'
[patent_app_type] => utility
[patent_app_number] => 14/973158
[patent_app_country] => US
[patent_app_date] => 2015-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3386
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14973158
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/973158 | Element place on laminates | Dec 16, 2015 | Issued |
Array
(
[id] => 11353793
[patent_doc_number] => 20160372534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/971834
[patent_app_country] => US
[patent_app_date] => 2015-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5580
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14971834
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/971834 | Display device | Dec 15, 2015 | Issued |
Array
(
[id] => 13229069
[patent_doc_number] => 10128317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Method for eliminating electrical cross-talk in OLED microdisplays
[patent_app_type] => utility
[patent_app_number] => 14/971228
[patent_app_country] => US
[patent_app_date] => 2015-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 2783
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14971228
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/971228 | Method for eliminating electrical cross-talk in OLED microdisplays | Dec 15, 2015 | Issued |
Array
(
[id] => 11571878
[patent_doc_number] => 20170110522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'Organic Light Emitting Display Device'
[patent_app_type] => utility
[patent_app_number] => 14/970344
[patent_app_country] => US
[patent_app_date] => 2015-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11269
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14970344
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/970344 | Organic light emitting display device | Dec 14, 2015 | Issued |
Array
(
[id] => 11021369
[patent_doc_number] => 20160218324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'ORGANIC LIGHT EMITTING DIODE DISPLAY'
[patent_app_type] => utility
[patent_app_number] => 14/970223
[patent_app_country] => US
[patent_app_date] => 2015-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8144
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14970223
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/970223 | Organic light emitting diode display | Dec 14, 2015 | Issued |
Array
(
[id] => 12335211
[patent_doc_number] => 09947738
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Display panel including multilayer wiring and member for reducing probability of power line mis-pressing during manufacturing process, and manufacturing method for the same
[patent_app_type] => utility
[patent_app_number] => 14/969439
[patent_app_country] => US
[patent_app_date] => 2015-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 15769
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14969439
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/969439 | Display panel including multilayer wiring and member for reducing probability of power line mis-pressing during manufacturing process, and manufacturing method for the same | Dec 14, 2015 | Issued |
Array
(
[id] => 14985497
[patent_doc_number] => 10446670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Integration of strained silicon germanium PFET device and silicon NFET device for FINFET structures
[patent_app_type] => utility
[patent_app_number] => 14/953574
[patent_app_country] => US
[patent_app_date] => 2015-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 3379
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14953574
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/953574 | Integration of strained silicon germanium PFET device and silicon NFET device for FINFET structures | Nov 29, 2015 | Issued |
Array
(
[id] => 11787669
[patent_doc_number] => 09397133
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Solid-state image sensor and electronic device'
[patent_app_type] => utility
[patent_app_number] => 14/946507
[patent_app_country] => US
[patent_app_date] => 2015-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7752
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14946507
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/946507 | Solid-state image sensor and electronic device | Nov 18, 2015 | Issued |
Array
(
[id] => 10780071
[patent_doc_number] => 20160126227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'Method for Attaching a Semiconductor Die to a Carrier'
[patent_app_type] => utility
[patent_app_number] => 14/926892
[patent_app_country] => US
[patent_app_date] => 2015-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3487
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14926892
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/926892 | Method for attaching a semiconductor die to a carrier | Oct 28, 2015 | Issued |
Array
(
[id] => 10787431
[patent_doc_number] => 20160133587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'SUBSTRATES AND INTEGRATED CIRCUIT CHIP WITH IMPROVED PATTERN'
[patent_app_type] => utility
[patent_app_number] => 14/923722
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8410
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923722
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923722 | SUBSTRATES AND INTEGRATED CIRCUIT CHIP WITH IMPROVED PATTERN | Oct 26, 2015 | Abandoned |
Array
(
[id] => 10795089
[patent_doc_number] => 20160141246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/924217
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11122
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 18
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14924217
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/924217 | SEMICONDUCTOR DEVICE | Oct 26, 2015 | Abandoned |
Array
(
[id] => 11475671
[patent_doc_number] => 20170062455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/923916
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6482
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923916
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923916 | Semiconductor device and method for manufacturing same | Oct 26, 2015 | Issued |
Array
(
[id] => 11593055
[patent_doc_number] => 20170117467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'METAL LANDING ON TOP ELECTRODE OF RRAM'
[patent_app_type] => utility
[patent_app_number] => 14/923589
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7457
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923589
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923589 | Metal landing on top electrode of RRAM | Oct 26, 2015 | Issued |
Array
(
[id] => 12355527
[patent_doc_number] => 09954022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-24
[patent_title] => Extra doped region for back-side deep trench isolation
[patent_app_type] => utility
[patent_app_number] => 14/923635
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5359
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923635
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923635 | Extra doped region for back-side deep trench isolation | Oct 26, 2015 | Issued |