
Huy Tram Nguyen
Examiner (ID: 5044, Phone: (571)270-3167 , Office: P/1774 )
| Most Active Art Unit | 1774 |
| Art Unit(s) | 1774, 1709, 1797 |
| Total Applications | 1043 |
| Issued Applications | 825 |
| Pending Applications | 50 |
| Abandoned Applications | 181 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7033565
[patent_doc_number] => 20050032074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-10
[patent_title] => 'Custom design method for resequencing arrays'
[patent_app_type] => utility
[patent_app_number] => 10/658879
[patent_app_country] => US
[patent_app_date] => 2003-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 16738
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20050032074.pdf
[firstpage_image] =>[orig_patent_app_number] => 10658879
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/658879 | Custom design method for resequencing arrays | Sep 8, 2003 | Abandoned |
Array
(
[id] => 7271034
[patent_doc_number] => 20040059552
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-25
[patent_title] => 'Process for modeling photons, electrons, protons, neutrons, atoms and the universe'
[patent_app_type] => new
[patent_app_number] => 10/655817
[patent_app_country] => US
[patent_app_date] => 2003-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 30933
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0059/20040059552.pdf
[firstpage_image] =>[orig_patent_app_number] => 10655817
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/655817 | Process for modeling photons, electrons, protons, neutrons, atoms and the universe | Sep 4, 2003 | Abandoned |
Array
(
[id] => 7085102
[patent_doc_number] => 20050050482
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'System and method for determining applicable configuration information for use in analysis of a computer aided design'
[patent_app_type] => utility
[patent_app_number] => 10/647595
[patent_app_country] => US
[patent_app_date] => 2003-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3496
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20050050482.pdf
[firstpage_image] =>[orig_patent_app_number] => 10647595
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/647595 | System and method for determining applicable configuration information for use in analysis of a computer aided design | Aug 24, 2003 | Abandoned |
Array
(
[id] => 406883
[patent_doc_number] => 07289946
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-10-30
[patent_title] => 'Methodology for verifying multi-cycle and clock-domain-crossing logic using random flip-flop delays'
[patent_app_type] => utility
[patent_app_number] => 10/604879
[patent_app_country] => US
[patent_app_date] => 2003-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6507
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/289/07289946.pdf
[firstpage_image] =>[orig_patent_app_number] => 10604879
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/604879 | Methodology for verifying multi-cycle and clock-domain-crossing logic using random flip-flop delays | Aug 21, 2003 | Issued |
Array
(
[id] => 7137392
[patent_doc_number] => 20040044504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-04
[patent_title] => 'Analysis support apparatus'
[patent_app_type] => new
[patent_app_number] => 10/645481
[patent_app_country] => US
[patent_app_date] => 2003-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 4641
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20040044504.pdf
[firstpage_image] =>[orig_patent_app_number] => 10645481
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/645481 | Analysis support apparatus | Aug 21, 2003 | Abandoned |
Array
(
[id] => 7471742
[patent_doc_number] => 20040054511
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-18
[patent_title] => 'System and method for intelligent modelling of public spaces'
[patent_app_type] => new
[patent_app_number] => 10/362583
[patent_app_country] => US
[patent_app_date] => 2003-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6196
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 16
[patent_words_short_claim] => 16
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20040054511.pdf
[firstpage_image] =>[orig_patent_app_number] => 10362583
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/362583 | System and method for intelligent modelling of public spaces | Aug 17, 2003 | Abandoned |
Array
(
[id] => 896916
[patent_doc_number] => 07346480
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-03-18
[patent_title] => 'Impedance mismatch modeling in a data flow or discrete time based system simulation'
[patent_app_type] => utility
[patent_app_number] => 10/611314
[patent_app_country] => US
[patent_app_date] => 2003-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 44
[patent_no_of_words] => 15962
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 329
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/346/07346480.pdf
[firstpage_image] =>[orig_patent_app_number] => 10611314
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/611314 | Impedance mismatch modeling in a data flow or discrete time based system simulation | Jun 29, 2003 | Issued |
Array
(
[id] => 7471744
[patent_doc_number] => 20040054512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-18
[patent_title] => 'Method for making simulator program and simulator system using the method'
[patent_app_type] => new
[patent_app_number] => 10/451058
[patent_app_country] => US
[patent_app_date] => 2003-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4445
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20040054512.pdf
[firstpage_image] =>[orig_patent_app_number] => 10451058
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/451058 | Method for making simulator program and simulator system using the method | Jun 18, 2003 | Abandoned |
Array
(
[id] => 907853
[patent_doc_number] => 07337100
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-02-26
[patent_title] => 'Physical resynthesis of a logic design'
[patent_app_type] => utility
[patent_app_number] => 10/461921
[patent_app_country] => US
[patent_app_date] => 2003-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 18869
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/337/07337100.pdf
[firstpage_image] =>[orig_patent_app_number] => 10461921
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/461921 | Physical resynthesis of a logic design | Jun 11, 2003 | Issued |
Array
(
[id] => 7438010
[patent_doc_number] => 20040230934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'System and method for emulating systems with multiple field programmable gate arrays'
[patent_app_type] => new
[patent_app_number] => 10/439427
[patent_app_country] => US
[patent_app_date] => 2003-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4285
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20040230934.pdf
[firstpage_image] =>[orig_patent_app_number] => 10439427
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/439427 | System and method for emulating systems with multiple field programmable gate arrays | May 14, 2003 | Abandoned |
Array
(
[id] => 7432475
[patent_doc_number] => 20040230410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'Method and system for simulated interactive conversation'
[patent_app_type] => new
[patent_app_number] => 10/438168
[patent_app_country] => US
[patent_app_date] => 2003-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8006
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20040230410.pdf
[firstpage_image] =>[orig_patent_app_number] => 10438168
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/438168 | Method and system for simulated interactive conversation | May 12, 2003 | Issued |
Array
(
[id] => 6679345
[patent_doc_number] => 20030229486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-11
[patent_title] => 'System level simulation method and device'
[patent_app_type] => new
[patent_app_number] => 10/419151
[patent_app_country] => US
[patent_app_date] => 2003-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5855
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20030229486.pdf
[firstpage_image] =>[orig_patent_app_number] => 10419151
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/419151 | System level simulation method and device | Apr 20, 2003 | Abandoned |
Array
(
[id] => 4496390
[patent_doc_number] => 07904280
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-08
[patent_title] => 'Simulation of constrained systems'
[patent_app_type] => utility
[patent_app_number] => 10/414811
[patent_app_country] => US
[patent_app_date] => 2003-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 15909
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/904/07904280.pdf
[firstpage_image] =>[orig_patent_app_number] => 10414811
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/414811 | Simulation of constrained systems | Apr 15, 2003 | Issued |
Array
(
[id] => 7439554
[patent_doc_number] => 20040210430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'PS2 simulator'
[patent_app_type] => new
[patent_app_number] => 10/414399
[patent_app_country] => US
[patent_app_date] => 2003-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1964
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20040210430.pdf
[firstpage_image] =>[orig_patent_app_number] => 10414399
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/414399 | PS2 simulator | Apr 15, 2003 | Abandoned |
Array
(
[id] => 7472547
[patent_doc_number] => 20040102938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-27
[patent_title] => 'Method and device for creating analytical mesh data'
[patent_app_type] => new
[patent_app_number] => 10/411226
[patent_app_country] => US
[patent_app_date] => 2003-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3690
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20040102938.pdf
[firstpage_image] =>[orig_patent_app_number] => 10411226
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/411226 | Method and device for creating analytical mesh data | Apr 10, 2003 | Abandoned |
Array
(
[id] => 599380
[patent_doc_number] => 07440885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-21
[patent_title] => 'Method and system for deterministic control of an emulation'
[patent_app_type] => utility
[patent_app_number] => 10/385653
[patent_app_country] => US
[patent_app_date] => 2003-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13307
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/440/07440885.pdf
[firstpage_image] =>[orig_patent_app_number] => 10385653
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/385653 | Method and system for deterministic control of an emulation | Mar 11, 2003 | Issued |
Array
(
[id] => 578907
[patent_doc_number] => 07472055
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-30
[patent_title] => 'Method and system for deterministic control of an emulation'
[patent_app_type] => utility
[patent_app_number] => 10/385705
[patent_app_country] => US
[patent_app_date] => 2003-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13309
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/472/07472055.pdf
[firstpage_image] =>[orig_patent_app_number] => 10385705
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/385705 | Method and system for deterministic control of an emulation | Mar 11, 2003 | Issued |
Array
(
[id] => 6702681
[patent_doc_number] => 20030225561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-04
[patent_title] => 'Method and system for deterministic control of an emulation'
[patent_app_type] => new
[patent_app_number] => 10/385654
[patent_app_country] => US
[patent_app_date] => 2003-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13530
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0225/20030225561.pdf
[firstpage_image] =>[orig_patent_app_number] => 10385654
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/385654 | Method and system for deterministic control of an emulation | Mar 11, 2003 | Issued |
| 10/312719 | Memetic method for multiobjective optimisation | Dec 29, 2002 | Abandoned |
Array
(
[id] => 7476022
[patent_doc_number] => 20040122642
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'Method for accounting for process variation in the design of integrated circuits'
[patent_app_type] => new
[patent_app_number] => 10/327738
[patent_app_country] => US
[patent_app_date] => 2002-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8240
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20040122642.pdf
[firstpage_image] =>[orig_patent_app_number] => 10327738
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/327738 | Method for accounting for process variation in the design of integrated circuits | Dec 22, 2002 | Issued |