
Hyder Ali
Examiner (ID: 1997)
| Most Active Art Unit | 3747 |
| Art Unit(s) | 3747, 3741 |
| Total Applications | 851 |
| Issued Applications | 715 |
| Pending Applications | 59 |
| Abandoned Applications | 77 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3928363
[patent_doc_number] => 05914621
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-22
[patent_title] => 'Charge balanced ramp with improved signal linearity'
[patent_app_type] => 1
[patent_app_number] => 9/019521
[patent_app_country] => US
[patent_app_date] => 1998-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4146
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/914/05914621.pdf
[firstpage_image] =>[orig_patent_app_number] => 019521
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/019521 | Charge balanced ramp with improved signal linearity | Feb 4, 1998 | Issued |
Array
(
[id] => 3946528
[patent_doc_number] => 05973522
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Current injected ramp with reduced recovery time background of the invention'
[patent_app_type] => 1
[patent_app_number] => 9/019224
[patent_app_country] => US
[patent_app_date] => 1998-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 6134
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/973/05973522.pdf
[firstpage_image] =>[orig_patent_app_number] => 019224
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/019224 | Current injected ramp with reduced recovery time background of the invention | Feb 4, 1998 | Issued |
Array
(
[id] => 4229440
[patent_doc_number] => 06011414
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-04
[patent_title] => 'Arrangement for reducing the effects of capacitive coupling in a control circuit for a switched-mode power supply'
[patent_app_type] => 1
[patent_app_number] => 9/017920
[patent_app_country] => US
[patent_app_date] => 1998-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 3321
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/011/06011414.pdf
[firstpage_image] =>[orig_patent_app_number] => 017920
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/017920 | Arrangement for reducing the effects of capacitive coupling in a control circuit for a switched-mode power supply | Feb 2, 1998 | Issued |
Array
(
[id] => 4241563
[patent_doc_number] => 06118319
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-12
[patent_title] => 'Timing signal generation circuit'
[patent_app_type] => 1
[patent_app_number] => 9/017363
[patent_app_country] => US
[patent_app_date] => 1998-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 70
[patent_no_of_words] => 20573
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/118/06118319.pdf
[firstpage_image] =>[orig_patent_app_number] => 017363
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/017363 | Timing signal generation circuit | Feb 1, 1998 | Issued |
Array
(
[id] => 3963215
[patent_doc_number] => 05936433
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-10
[patent_title] => 'Comparator including a transconducting inverter biased to operate in subthreshold'
[patent_app_type] => 1
[patent_app_number] => 9/012802
[patent_app_country] => US
[patent_app_date] => 1998-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 10334
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/936/05936433.pdf
[firstpage_image] =>[orig_patent_app_number] => 012802
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/012802 | Comparator including a transconducting inverter biased to operate in subthreshold | Jan 22, 1998 | Issued |
Array
(
[id] => 3946819
[patent_doc_number] => 05973540
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Ladder tracking buffer amplifier'
[patent_app_type] => 1
[patent_app_number] => 9/012774
[patent_app_country] => US
[patent_app_date] => 1998-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2221
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/973/05973540.pdf
[firstpage_image] =>[orig_patent_app_number] => 012774
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/012774 | Ladder tracking buffer amplifier | Jan 22, 1998 | Issued |
Array
(
[id] => 4058319
[patent_doc_number] => 05969545
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-19
[patent_title] => 'Peak detector circuit'
[patent_app_type] => 1
[patent_app_number] => 9/012745
[patent_app_country] => US
[patent_app_date] => 1998-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4157
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/969/05969545.pdf
[firstpage_image] =>[orig_patent_app_number] => 012745
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/012745 | Peak detector circuit | Jan 22, 1998 | Issued |
Array
(
[id] => 4110386
[patent_doc_number] => 06051999
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-18
[patent_title] => 'Low voltage programmable complementary input stage sense amplifier'
[patent_app_type] => 1
[patent_app_number] => 9/006770
[patent_app_country] => US
[patent_app_date] => 1998-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5079
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/051/06051999.pdf
[firstpage_image] =>[orig_patent_app_number] => 006770
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/006770 | Low voltage programmable complementary input stage sense amplifier | Jan 13, 1998 | Issued |
Array
(
[id] => 4029168
[patent_doc_number] => 05926056
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-20
[patent_title] => 'Voltage tolerant output buffer'
[patent_app_type] => 1
[patent_app_number] => 9/005751
[patent_app_country] => US
[patent_app_date] => 1998-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1996
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/926/05926056.pdf
[firstpage_image] =>[orig_patent_app_number] => 005751
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/005751 | Voltage tolerant output buffer | Jan 11, 1998 | Issued |
Array
(
[id] => 3950357
[patent_doc_number] => 05982203
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Two stage SRCMOS sense amplifier'
[patent_app_type] => 1
[patent_app_number] => 9/004869
[patent_app_country] => US
[patent_app_date] => 1998-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1526
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/982/05982203.pdf
[firstpage_image] =>[orig_patent_app_number] => 004869
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/004869 | Two stage SRCMOS sense amplifier | Jan 8, 1998 | Issued |
Array
(
[id] => 3934323
[patent_doc_number] => 05952870
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-14
[patent_title] => 'Circuit with hysteresis and method using same'
[patent_app_type] => 1
[patent_app_number] => 8/999082
[patent_app_country] => US
[patent_app_date] => 1997-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2221
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/952/05952870.pdf
[firstpage_image] =>[orig_patent_app_number] => 999082
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/999082 | Circuit with hysteresis and method using same | Dec 28, 1997 | Issued |
Array
(
[id] => 3942829
[patent_doc_number] => 05929660
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-27
[patent_title] => 'Dynamic, single-ended sense amplifier'
[patent_app_type] => 1
[patent_app_number] => 8/999426
[patent_app_country] => US
[patent_app_date] => 1997-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4302
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/929/05929660.pdf
[firstpage_image] =>[orig_patent_app_number] => 999426
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/999426 | Dynamic, single-ended sense amplifier | Dec 28, 1997 | Issued |
Array
(
[id] => 4186596
[patent_doc_number] => 06037808
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-14
[patent_title] => 'Differential SOI amplifiers having tied floating body connections'
[patent_app_type] => 1
[patent_app_number] => 8/998337
[patent_app_country] => US
[patent_app_date] => 1997-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 20
[patent_no_of_words] => 11460
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/037/06037808.pdf
[firstpage_image] =>[orig_patent_app_number] => 998337
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/998337 | Differential SOI amplifiers having tied floating body connections | Dec 23, 1997 | Issued |
Array
(
[id] => 3992040
[patent_doc_number] => 05959486
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-28
[patent_title] => 'Address transition detection circuit'
[patent_app_type] => 1
[patent_app_number] => 8/995540
[patent_app_country] => US
[patent_app_date] => 1997-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 3749
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 375
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/959/05959486.pdf
[firstpage_image] =>[orig_patent_app_number] => 995540
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/995540 | Address transition detection circuit | Dec 21, 1997 | Issued |
Array
(
[id] => 3946583
[patent_doc_number] => 05973526
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Compensating a characteristic of a circuit'
[patent_app_type] => 1
[patent_app_number] => 8/994083
[patent_app_country] => US
[patent_app_date] => 1997-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4725
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/973/05973526.pdf
[firstpage_image] =>[orig_patent_app_number] => 994083
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/994083 | Compensating a characteristic of a circuit | Dec 18, 1997 | Issued |
Array
(
[id] => 4040611
[patent_doc_number] => 05942921
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-24
[patent_title] => 'Differential comparator with an extended input range'
[patent_app_type] => 1
[patent_app_number] => 8/994144
[patent_app_country] => US
[patent_app_date] => 1997-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1788
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/942/05942921.pdf
[firstpage_image] =>[orig_patent_app_number] => 994144
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/994144 | Differential comparator with an extended input range | Dec 18, 1997 | Issued |
Array
(
[id] => 4005474
[patent_doc_number] => 05986490
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Amplifier-based flip-flop elements'
[patent_app_type] => 1
[patent_app_number] => 8/993081
[patent_app_country] => US
[patent_app_date] => 1997-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4145
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/986/05986490.pdf
[firstpage_image] =>[orig_patent_app_number] => 993081
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/993081 | Amplifier-based flip-flop elements | Dec 17, 1997 | Issued |
Array
(
[id] => 3950371
[patent_doc_number] => 05982204
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Information-discriminating circuit'
[patent_app_type] => 1
[patent_app_number] => 8/989572
[patent_app_country] => US
[patent_app_date] => 1997-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4113
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/982/05982204.pdf
[firstpage_image] =>[orig_patent_app_number] => 989572
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/989572 | Information-discriminating circuit | Dec 11, 1997 | Issued |
Array
(
[id] => 4088852
[patent_doc_number] => 06054879
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-25
[patent_title] => 'Current sensing amplifier with feedback'
[patent_app_type] => 1
[patent_app_number] => 8/986440
[patent_app_country] => US
[patent_app_date] => 1997-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5892
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/054/06054879.pdf
[firstpage_image] =>[orig_patent_app_number] => 986440
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/986440 | Current sensing amplifier with feedback | Dec 7, 1997 | Issued |
Array
(
[id] => 3952941
[patent_doc_number] => 05990709
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Circuit for comparing two electrical quantities provided by a first neuron MOS field effect transistor and a reference source'
[patent_app_type] => 1
[patent_app_number] => 8/973447
[patent_app_country] => US
[patent_app_date] => 1997-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3675
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/990/05990709.pdf
[firstpage_image] =>[orig_patent_app_number] => 973447
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/973447 | Circuit for comparing two electrical quantities provided by a first neuron MOS field effect transistor and a reference source | Dec 3, 1997 | Issued |