
Ian F. Whitmore
Examiner (ID: 621, Phone: (571)270-3842 , Office: P/2923 )
| Most Active Art Unit | 2923 |
| Art Unit(s) | 2953, 2923 |
| Total Applications | 1307 |
| Issued Applications | 1276 |
| Pending Applications | 7 |
| Abandoned Applications | 24 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20195529
[patent_doc_number] => 20250272239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => NETWORK-ON-CHIP HAVING AN INTEGRATED CACHE CONTROLLER CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 18/589379
[patent_app_country] => US
[patent_app_date] => 2024-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18589379
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/589379 | NETWORK-ON-CHIP HAVING AN INTEGRATED CACHE CONTROLLER CIRCUITRY | Feb 26, 2024 | Pending |
Array
(
[id] => 19718932
[patent_doc_number] => 12204469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Unsuccessful write retry buffer
[patent_app_type] => utility
[patent_app_number] => 18/586867
[patent_app_country] => US
[patent_app_date] => 2024-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6449
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18586867
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/586867 | Unsuccessful write retry buffer | Feb 25, 2024 | Issued |
Array
(
[id] => 19405544
[patent_doc_number] => 20240289055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => METHOD FOR STORING AND READING CACHED DATA AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/584243
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18584243
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/584243 | Method for storing and reading cached data and device | Feb 21, 2024 | Issued |
Array
(
[id] => 19802639
[patent_doc_number] => 20250068564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => Graphics Processor Cache for Data from Multiple Memory Spaces
[patent_app_type] => utility
[patent_app_number] => 18/583520
[patent_app_country] => US
[patent_app_date] => 2024-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14207
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18583520
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/583520 | Graphics processor cache for data from multiple memory spaces | Feb 20, 2024 | Issued |
Array
(
[id] => 19391507
[patent_doc_number] => 20240281377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => EMBEDDED CONFIGURABLE ENGINE
[patent_app_type] => utility
[patent_app_number] => 18/443756
[patent_app_country] => US
[patent_app_date] => 2024-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18443756
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/443756 | EMBEDDED CONFIGURABLE ENGINE | Feb 15, 2024 | Pending |
Array
(
[id] => 20273752
[patent_doc_number] => 12443534
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Reference file management for artificial intelligence models
[patent_app_type] => utility
[patent_app_number] => 18/440263
[patent_app_country] => US
[patent_app_date] => 2024-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3741
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18440263
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/440263 | Reference file management for artificial intelligence models | Feb 12, 2024 | Issued |
Array
(
[id] => 19204652
[patent_doc_number] => 20240176551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => LOGICAL MEMORY ADDRESSING FOR NETWORK DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/431790
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6920
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18431790
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/431790 | Logical memory addressing for network devices | Feb 1, 2024 | Issued |
Array
(
[id] => 19303510
[patent_doc_number] => 20240232090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => MULTI-TRAINED SCALABLE PREFETCHER, AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 18/409545
[patent_app_country] => US
[patent_app_date] => 2024-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18409545
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/409545 | MULTI-TRAINED SCALABLE PREFETCHER, AND RELATED METHODS | Jan 9, 2024 | Pending |
Array
(
[id] => 19144599
[patent_doc_number] => 20240143516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/406319
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 95359
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18406319
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/406319 | Methods and apparatus for allocation in a victim cache system | Jan 7, 2024 | Issued |
Array
(
[id] => 20454773
[patent_doc_number] => 12517827
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Cache management based on storage access
[patent_app_type] => utility
[patent_app_number] => 18/400028
[patent_app_country] => US
[patent_app_date] => 2023-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 32391
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18400028
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/400028 | Cache management based on storage access | Dec 28, 2023 | Issued |
Array
(
[id] => 19114946
[patent_doc_number] => 20240126696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-18
[patent_title] => LOADING LOGICAL TO PHYSICAL MAPPING TABLE TO CACHE OF MEMORY CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 18/394971
[patent_app_country] => US
[patent_app_date] => 2023-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18394971
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/394971 | Loading logical to physical mapping table to cache of memory controller | Dec 21, 2023 | Issued |
Array
(
[id] => 19652953
[patent_doc_number] => 12174739
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Method and apparatus to use DRAM as a cache for slow byte-addressible memory for efficient cloud applications
[patent_app_type] => utility
[patent_app_number] => 18/392310
[patent_app_country] => US
[patent_app_date] => 2023-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 16008
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18392310
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/392310 | Method and apparatus to use DRAM as a cache for slow byte-addressible memory for efficient cloud applications | Dec 20, 2023 | Issued |
Array
(
[id] => 19771911
[patent_doc_number] => 20250053337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => STORAGE DEVICE SETTING ZONE WHERE COLD DATA IS TO BE STORED AND METHOD OF OPERATING THE STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/545131
[patent_app_country] => US
[patent_app_date] => 2023-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8235
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18545131
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/545131 | Storage device setting zone where cold data is to be stored and method of operating the storage device | Dec 18, 2023 | Issued |
Array
(
[id] => 19313031
[patent_doc_number] => 12038843
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-07-16
[patent_title] => Joint scheduler for high bandwidth multi-shot prefetching
[patent_app_type] => utility
[patent_app_number] => 18/537927
[patent_app_country] => US
[patent_app_date] => 2023-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18537927
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/537927 | Joint scheduler for high bandwidth multi-shot prefetching | Dec 12, 2023 | Issued |
Array
(
[id] => 19610171
[patent_doc_number] => 12159046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-03
[patent_title] => Data storage method and apparatus
[patent_app_type] => utility
[patent_app_number] => 18/534230
[patent_app_country] => US
[patent_app_date] => 2023-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 8867
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18534230
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/534230 | Data storage method and apparatus | Dec 7, 2023 | Issued |
Array
(
[id] => 19581578
[patent_doc_number] => 12147696
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Garbage collection for object-based storage systems
[patent_app_type] => utility
[patent_app_number] => 18/528024
[patent_app_country] => US
[patent_app_date] => 2023-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6317
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18528024
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/528024 | Garbage collection for object-based storage systems | Dec 3, 2023 | Issued |
Array
(
[id] => 19219992
[patent_doc_number] => 20240184696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => Relative Age Tracking for Entries in a Buffer
[patent_app_type] => utility
[patent_app_number] => 18/527181
[patent_app_country] => US
[patent_app_date] => 2023-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9046
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18527181
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/527181 | Relative age tracking for entries in a buffer | Nov 30, 2023 | Issued |
Array
(
[id] => 20481827
[patent_doc_number] => 12530302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-20
[patent_title] => System and method for software-based enhancements of ARM64 processors
[patent_app_type] => utility
[patent_app_number] => 18/522417
[patent_app_country] => US
[patent_app_date] => 2023-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2178
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18522417
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/522417 | System and method for software-based enhancements of ARM64 processors | Nov 28, 2023 | Issued |
Array
(
[id] => 19375378
[patent_doc_number] => 12066943
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-08-20
[patent_title] => Alias processing method and system based on L1D-L2 caches and related device
[patent_app_type] => utility
[patent_app_number] => 18/689068
[patent_app_country] => US
[patent_app_date] => 2023-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6166
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18689068
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/689068 | Alias processing method and system based on L1D-L2 caches and related device | Nov 19, 2023 | Issued |
Array
(
[id] => 19963651
[patent_doc_number] => 12333159
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Abrupt power loss management
[patent_app_type] => utility
[patent_app_number] => 18/511373
[patent_app_country] => US
[patent_app_date] => 2023-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1272
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18511373
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/511373 | Abrupt power loss management | Nov 15, 2023 | Issued |