Idowu O. Osifade

Array ( [id] => 4654843 [patent_doc_number] => 20080023703 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-31 [patent_title] => 'System and method for manufacturing a thin-film device' [patent_app_type] => utility [patent_app_number] => 11/496768 [patent_app_country] => US [patent_app_date] => 2006-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5986 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20080023703.pdf [firstpage_image] =>[orig_patent_app_number] => 11496768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5202266 [patent_doc_number] => 20070023745 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'Strained channel transistor and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/494348 [patent_app_country] => US [patent_app_date] => 2006-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2247 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20070023745.pdf [firstpage_image] =>[orig_patent_app_number] => 11494348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5599933 [patent_doc_number] => 20060290278 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Plasma display panel' [patent_app_type] => utility [patent_app_number] => 11/473139 [patent_app_country] => US [patent_app_date] => 2006-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2771 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20060290278.pdf [firstpage_image] =>[orig_patent_app_number] => 11473139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 363382 [patent_doc_number] => 07482192 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-01-27 [patent_title] => 'Method of making dimple structure for prevention of MEMS device stiction' [patent_app_type] => utility [patent_app_number] => 11/383576 [patent_app_country] => US [patent_app_date] => 2006-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 2321 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/482/07482192.pdf [firstpage_image] =>[orig_patent_app_number] => 11383576 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5688487 [patent_doc_number] => 20060286802 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-21 [patent_title] => 'LOW WORK FUNCTION METAL ALLOY' [patent_app_type] => utility [patent_app_number] => 11/382875 [patent_app_country] => US [patent_app_date] => 2006-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7551 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0286/20060286802.pdf [firstpage_image] =>[orig_patent_app_number] => 11382875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5700208 [patent_doc_number] => 20060216893 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-28 [patent_title] => 'MANUFACTURING METHOD OF A FLASH MEMORY CELL' [patent_app_type] => utility [patent_app_number] => 11/308806 [patent_app_country] => US [patent_app_date] => 2006-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5504 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0216/20060216893.pdf [firstpage_image] =>[orig_patent_app_number] => 11308806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 270488 [patent_doc_number] => 07563724 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-21 [patent_title] => 'Method of producing semiconductor pressure sensor' [patent_app_type] => utility [patent_app_number] => 11/278756 [patent_app_country] => US [patent_app_date] => 2006-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 3103 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/563/07563724.pdf [firstpage_image] =>[orig_patent_app_number] => 11278756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5060328 [patent_doc_number] => 20070221965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-27 [patent_title] => 'DMOS device with sealed channel processing' [patent_app_type] => utility [patent_app_number] => 11/386316 [patent_app_country] => US [patent_app_date] => 2006-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4832 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0221/20070221965.pdf [firstpage_image] =>[orig_patent_app_number] => 11386316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5760209 [patent_doc_number] => 20060211154 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-21 [patent_title] => 'Method of manufacturing patterned ferroelectric media' [patent_app_type] => utility [patent_app_number] => 11/384326 [patent_app_country] => US [patent_app_date] => 2006-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4487 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20060211154.pdf [firstpage_image] =>[orig_patent_app_number] => 11384326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5672631 [patent_doc_number] => 20060177986 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'High fT and fmax bipolar transistor and method of making same' [patent_app_type] => utility [patent_app_number] => 11/378927 [patent_app_country] => US [patent_app_date] => 2006-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3019 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0177/20060177986.pdf [firstpage_image] =>[orig_patent_app_number] => 11378927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 42585 [patent_doc_number] => 07781282 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-24 [patent_title] => 'Shared contact structure, semiconductor device and method of fabricating the semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/377455 [patent_app_country] => US [patent_app_date] => 2006-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 8059 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 274 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/781/07781282.pdf [firstpage_image] =>[orig_patent_app_number] => 11377455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4977442 [patent_doc_number] => 20070218675 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-20 [patent_title] => 'Method for manufacturing bump of wafer level package' [patent_app_type] => utility [patent_app_number] => 11/376566 [patent_app_country] => US [patent_app_date] => 2006-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1684 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20070218675.pdf [firstpage_image] =>[orig_patent_app_number] => 11376566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 33258 [patent_doc_number] => 07786005 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-31 [patent_title] => 'Method for manufacturing semiconductor device to form a via hole' [patent_app_type] => utility [patent_app_number] => 11/369955 [patent_app_country] => US [patent_app_date] => 2006-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 5615 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/786/07786005.pdf [firstpage_image] =>[orig_patent_app_number] => 11369955 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5247430 [patent_doc_number] => 20070243664 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-18 [patent_title] => 'Flip-Chip Mounting Method and Bump Formation Method' [patent_app_type] => utility [patent_app_number] => 11/579299 [patent_app_country] => US [patent_app_date] => 2006-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9951 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0243/20070243664.pdf [firstpage_image] =>[orig_patent_app_number] => 11579299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5785594 [patent_doc_number] => 20060205155 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-14 [patent_title] => 'Method of fabricating a non-volatile memory element' [patent_app_type] => utility [patent_app_number] => 11/368635 [patent_app_country] => US [patent_app_date] => 2006-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7154 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20060205155.pdf [firstpage_image] =>[orig_patent_app_number] => 11368635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5631763 [patent_doc_number] => 20060148233 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-06 [patent_title] => 'Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same' [patent_app_type] => utility [patent_app_number] => 11/366957 [patent_app_country] => US [patent_app_date] => 2006-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6314 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20060148233.pdf [firstpage_image] =>[orig_patent_app_number] => 11366957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5705306 [patent_doc_number] => 20060194354 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-31 [patent_title] => 'Laser irradiation method and apparatus for forming a polycrystalline silicon film' [patent_app_type] => utility [patent_app_number] => 11/361756 [patent_app_country] => US [patent_app_date] => 2006-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7649 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20060194354.pdf [firstpage_image] =>[orig_patent_app_number] => 11361756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5619635 [patent_doc_number] => 20060189169 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'Method for heat treatment of silicon wafers' [patent_app_type] => utility [patent_app_number] => 11/355946 [patent_app_country] => US [patent_app_date] => 2006-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7047 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20060189169.pdf [firstpage_image] =>[orig_patent_app_number] => 11355946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 326570 [patent_doc_number] => 07514341 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-07 [patent_title] => 'Finishing process for the manufacture of a semiconductor structure' [patent_app_type] => utility [patent_app_number] => 11/356926 [patent_app_country] => US [patent_app_date] => 2006-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 5293 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/514/07514341.pdf [firstpage_image] =>[orig_patent_app_number] => 11356926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4993429 [patent_doc_number] => 20070008774 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Phase change memory device and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/350856 [patent_app_country] => US [patent_app_date] => 2006-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3708 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20070008774.pdf [firstpage_image] =>[orig_patent_app_number] => 11350856 [rel_patent_id] =>[rel_patent_doc_number] =>)