
Iftekhar A. Khan
Examiner (ID: 2808, Phone: (571)272-5699 , Office: P/2128 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | 2127, 2128, 2146, 2123, 2187 |
| Total Applications | 617 |
| Issued Applications | 452 |
| Pending Applications | 59 |
| Abandoned Applications | 130 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15970013
[patent_doc_number] => 20200168758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => METHOD FOR MANUFACTURING AT LEAST ONE PASSIVATED PLANAR PHOTODIODE WITH REDUCED DARK CURRENT
[patent_app_type] => utility
[patent_app_number] => 16/687801
[patent_app_country] => US
[patent_app_date] => 2019-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16687801
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/687801 | Method for manufacturing at least one passivated planar photodiode with reduced dark current | Nov 18, 2019 | Issued |
Array
(
[id] => 17863065
[patent_doc_number] => 11444227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-13
[patent_title] => Light emitting diode package with substrate configuration having enhanced structural integrity
[patent_app_type] => utility
[patent_app_number] => 16/686730
[patent_app_country] => US
[patent_app_date] => 2019-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 3827
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16686730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/686730 | Light emitting diode package with substrate configuration having enhanced structural integrity | Nov 17, 2019 | Issued |
Array
(
[id] => 15718433
[patent_doc_number] => 20200105984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => LIGHT-EMITTING DIODE PACKAGE WITH LIGHT-ALTERING MATERIAL
[patent_app_type] => utility
[patent_app_number] => 16/686457
[patent_app_country] => US
[patent_app_date] => 2019-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12652
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16686457
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/686457 | Light-emitting diode package with light-altering material | Nov 17, 2019 | Issued |
Array
(
[id] => 15905905
[patent_doc_number] => 20200152473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => METHOD FOR FORMING AND USING STRESS-TUNED SILICON OXIDE FILMS IN SEMICONDUCTOR DEVICE PATTERNING
[patent_app_type] => utility
[patent_app_number] => 16/682607
[patent_app_country] => US
[patent_app_date] => 2019-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16682607
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/682607 | Method for forming and using stress-tuned silicon oxide films in semiconductor device patterning | Nov 12, 2019 | Issued |
Array
(
[id] => 16827720
[patent_doc_number] => 20210143013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => LITHO-ETCH-LITHO-ETCH WITH SELF-ALIGNED BLOCKS
[patent_app_type] => utility
[patent_app_number] => 16/682494
[patent_app_country] => US
[patent_app_date] => 2019-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5513
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16682494
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/682494 | Litho-etch-litho-etch with self-aligned blocks | Nov 12, 2019 | Issued |
Array
(
[id] => 15906271
[patent_doc_number] => 20200152656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/677066
[patent_app_country] => US
[patent_app_date] => 2019-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5761
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677066 | Method of manufacturing semiconductor memory | Nov 6, 2019 | Issued |
Array
(
[id] => 16812494
[patent_doc_number] => 20210135049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/673008
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16673008
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/673008 | Light-emitting device | Nov 3, 2019 | Issued |
Array
(
[id] => 16280324
[patent_doc_number] => 10763366
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => V-shape recess profile for embedded source/drain epitaxy
[patent_app_type] => utility
[patent_app_number] => 16/654906
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5142
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16654906
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/654906 | V-shape recess profile for embedded source/drain epitaxy | Oct 15, 2019 | Issued |
Array
(
[id] => 15462071
[patent_doc_number] => 20200043860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => APPARATUS FOR STACKING SUBSTRATES AND METHOD FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/600250
[patent_app_country] => US
[patent_app_date] => 2019-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14354
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600250
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600250 | Apparatus for stacking substrates and method for the same | Oct 10, 2019 | Issued |
Array
(
[id] => 15746385
[patent_doc_number] => 20200112082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => SINGLE-PACKAGE WIRELESS COMMUNICATION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/594889
[patent_app_country] => US
[patent_app_date] => 2019-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16594889
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/594889 | Single-package wireless communication device | Oct 6, 2019 | Issued |
Array
(
[id] => 15414855
[patent_doc_number] => 20200027750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 16/587893
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587893
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587893 | Semiconductor device and method of manufacture | Sep 29, 2019 | Issued |
Array
(
[id] => 16567067
[patent_doc_number] => 10892444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-12
[patent_title] => Display device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/579451
[patent_app_country] => US
[patent_app_date] => 2019-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 29
[patent_no_of_words] => 12367
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16579451
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/579451 | Display device and method for manufacturing the same | Sep 22, 2019 | Issued |
Array
(
[id] => 16881322
[patent_doc_number] => 11031480
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Semiconductor device, comprising an insulated gate field effect transistor connected in series with a field effect transistor
[patent_app_type] => utility
[patent_app_number] => 16/570373
[patent_app_country] => US
[patent_app_date] => 2019-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5423
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16570373
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/570373 | Semiconductor device, comprising an insulated gate field effect transistor connected in series with a field effect transistor | Sep 12, 2019 | Issued |
Array
(
[id] => 15955399
[patent_doc_number] => 10665615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Transistor and display device
[patent_app_type] => utility
[patent_app_number] => 16/569070
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 31
[patent_no_of_words] => 17242
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16569070
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/569070 | Transistor and display device | Sep 11, 2019 | Issued |
Array
(
[id] => 17787759
[patent_doc_number] => 11410894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-09
[patent_title] => Polygon integrated circuit (IC) packaging
[patent_app_type] => utility
[patent_app_number] => 16/562583
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 8325
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562583
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562583 | Polygon integrated circuit (IC) packaging | Sep 5, 2019 | Issued |
Array
(
[id] => 15775761
[patent_doc_number] => 20200118898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => CARRIER FOR CHIP PACKAGING AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/558180
[patent_app_country] => US
[patent_app_date] => 2019-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7835
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558180
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558180 | Carrier for chip packaging and manufacturing method thereof | Sep 1, 2019 | Issued |
Array
(
[id] => 15274851
[patent_doc_number] => 20190386160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => SOLAR CELL
[patent_app_type] => utility
[patent_app_number] => 16/555752
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8378
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16555752
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/555752 | SOLAR CELL | Aug 28, 2019 | Abandoned |
Array
(
[id] => 16660804
[patent_doc_number] => 20210057441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => Memory Arrays And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells
[patent_app_type] => utility
[patent_app_number] => 16/550252
[patent_app_country] => US
[patent_app_date] => 2019-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9000
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16550252
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/550252 | Memory arrays and methods used in forming a memory array comprising strings of memory cells | Aug 24, 2019 | Issued |
Array
(
[id] => 15564891
[patent_doc_number] => 20200066857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING JUNCTION MATERIAL IN A TRENCH AND MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/550146
[patent_app_country] => US
[patent_app_date] => 2019-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6989
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16550146
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/550146 | Semiconductor device including junction material in a trench and manufacturing method | Aug 22, 2019 | Issued |
Array
(
[id] => 15568595
[patent_doc_number] => 20200068709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => CARRIER, LAMINATE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/550151
[patent_app_country] => US
[patent_app_date] => 2019-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16550151
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/550151 | Carrier, laminate and method of manufacturing semiconductor devices | Aug 22, 2019 | Issued |