
Iftekhar A. Khan
Examiner (ID: 2808, Phone: (571)272-5699 , Office: P/2128 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | 2127, 2128, 2146, 2123, 2187 |
| Total Applications | 617 |
| Issued Applications | 452 |
| Pending Applications | 59 |
| Abandoned Applications | 130 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7479879
[patent_doc_number] => 20110248291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-13
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/164893
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 24995
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20110248291.pdf
[firstpage_image] =>[orig_patent_app_number] => 13164893
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164893 | Method of manufacturing semiconductor device | Jun 20, 2011 | Issued |
Array
(
[id] => 8519853
[patent_doc_number] => 20120319261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'HERMETICALLY SEALED WAFER PACKAGES'
[patent_app_type] => utility
[patent_app_number] => 13/163935
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2676
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13163935
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/163935 | Hermetically sealed wafer packages | Jun 19, 2011 | Issued |
Array
(
[id] => 8522817
[patent_doc_number] => 20120322225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'Method of Forming Conductive Contacts on a Semiconductor Device with Embedded Memory and the Resulting Device'
[patent_app_type] => utility
[patent_app_number] => 13/164272
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4191
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164272
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164272 | Method of forming conductive contacts on a semiconductor device with embedded memory and the resulting device | Jun 19, 2011 | Issued |
Array
(
[id] => 7662903
[patent_doc_number] => 20110312172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-22
[patent_title] => 'Methods of Forming Patterns and Methods of Manufacturing Semiconductor Devices Using the Same'
[patent_app_type] => utility
[patent_app_number] => 13/164215
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6865
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0312/20110312172.pdf
[firstpage_image] =>[orig_patent_app_number] => 13164215
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164215 | Methods of forming patterns and methods of manufacturing semiconductor devices using the same | Jun 19, 2011 | Issued |
Array
(
[id] => 8519447
[patent_doc_number] => 20120318855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'IMS (INJECTION MOLDED SOLDER) WITH TWO RESIST LAYERS FOR FORMING SOLDER BUMPS ON SUBSTRATES'
[patent_app_type] => utility
[patent_app_number] => 13/164728
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5553
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164728
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164728 | IMS (injection molded solder) with two resist layers forming solder bumps on substrates | Jun 19, 2011 | Issued |
Array
(
[id] => 8522859
[patent_doc_number] => 20120322267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'METHOD OF PATTERNING A SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/163792
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12403
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13163792
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/163792 | Method of patterning a substrate | Jun 19, 2011 | Issued |
Array
(
[id] => 8784651
[patent_doc_number] => 08431494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-30
[patent_title] => 'Film formation method and film formation apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/164280
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6372
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164280
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164280 | Film formation method and film formation apparatus | Jun 19, 2011 | Issued |
Array
(
[id] => 8522851
[patent_doc_number] => 20120322259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'DEFECT FREE DEEP TRENCH METHOD FOR SEMICONDUCTOR CHIP'
[patent_app_type] => utility
[patent_app_number] => 13/162873
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3554
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162873
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162873 | Defect free deep trench method for semiconductor chip | Jun 16, 2011 | Issued |
Array
(
[id] => 7669617
[patent_doc_number] => 20110318886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'METHOD FOR FORMING CIRCUIT PATTERNS ON SURFACE OF SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/163660
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4952
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13163660
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/163660 | METHOD FOR FORMING CIRCUIT PATTERNS ON SURFACE OF SUBSTRATE | Jun 16, 2011 | Abandoned |
Array
(
[id] => 10631500
[patent_doc_number] => 09349657
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-24
[patent_title] => 'Fabrication methods of integrated semiconductor structure'
[patent_app_type] => utility
[patent_app_number] => 13/162813
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162813
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162813 | Fabrication methods of integrated semiconductor structure | Jun 16, 2011 | Issued |
Array
(
[id] => 10888022
[patent_doc_number] => 08912016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Manufacturing method and test method of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/162706
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 5734
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162706
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162706 | Manufacturing method and test method of semiconductor device | Jun 16, 2011 | Issued |
Array
(
[id] => 8522792
[patent_doc_number] => 20120322200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'NON-LITHOGRAPHIC METHOD OF PATTERNING CONTACTS FOR A PHOTOVOLTAIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/162712
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6498
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162712
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162712 | Non-lithographic method of patterning contacts for a photovoltaic device | Jun 16, 2011 | Issued |
Array
(
[id] => 8393773
[patent_doc_number] => 20120231614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-13
[patent_title] => 'METHOD OF SEMICONDUCTOR MANUFACTURING PROCESS'
[patent_app_type] => utility
[patent_app_number] => 13/163378
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2343
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13163378
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/163378 | Method of semiconductor manufacturing process | Jun 16, 2011 | Issued |
Array
(
[id] => 7711162
[patent_doc_number] => 20120003759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'ENDPOINT CONTROL DURING CHEMICAL MECHANICAL POLISHING BY DETECTING INTERFACE BETWEEN DIFFERENT LAYERS THROUGH SELECTIVITY CHANGE'
[patent_app_type] => utility
[patent_app_number] => 13/163139
[patent_app_country] => US
[patent_app_date] => 2011-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6663
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13163139
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/163139 | ENDPOINT CONTROL DURING CHEMICAL MECHANICAL POLISHING BY DETECTING INTERFACE BETWEEN DIFFERENT LAYERS THROUGH SELECTIVITY CHANGE | Jun 16, 2011 | Abandoned |
Array
(
[id] => 8522760
[patent_doc_number] => 20120322168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'CHEMICAL VAPOR DEPOSITION APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/162416
[patent_app_country] => US
[patent_app_date] => 2011-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6889
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162416
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162416 | CHEMICAL VAPOR DEPOSITION APPARATUS | Jun 15, 2011 | Abandoned |
Array
(
[id] => 8469761
[patent_doc_number] => 08298939
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-10-30
[patent_title] => 'Method for forming conductive contact'
[patent_app_type] => utility
[patent_app_number] => 13/162536
[patent_app_country] => US
[patent_app_date] => 2011-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 1981
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162536
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162536 | Method for forming conductive contact | Jun 15, 2011 | Issued |
Array
(
[id] => 7711251
[patent_doc_number] => 20120003814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'Methods For In-Situ Passivation Of Silicon-On-Insulator Wafers'
[patent_app_type] => utility
[patent_app_number] => 13/162122
[patent_app_country] => US
[patent_app_date] => 2011-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3902
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162122
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162122 | Methods for in-situ passivation of silicon-on-insulator wafers | Jun 15, 2011 | Issued |
Array
(
[id] => 8446227
[patent_doc_number] => 08288279
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-10-16
[patent_title] => 'Method for forming conductive contact'
[patent_app_type] => utility
[patent_app_number] => 13/162537
[patent_app_country] => US
[patent_app_date] => 2011-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3553
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 370
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13162537
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/162537 | Method for forming conductive contact | Jun 15, 2011 | Issued |
Array
(
[id] => 7720374
[patent_doc_number] => 20120009709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'SILICON LIGHT EMITTING DEVICE UTILISING REACH-THROUGH EFFECTS'
[patent_app_type] => utility
[patent_app_number] => 13/161113
[patent_app_country] => US
[patent_app_date] => 2011-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2461
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20120009709.pdf
[firstpage_image] =>[orig_patent_app_number] => 13161113
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/161113 | Silicon light emitting device utilising reach-through effects | Jun 14, 2011 | Issued |
Array
(
[id] => 8522822
[patent_doc_number] => 20120322230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'METHOD FOR FORMING TWO DEVICE WAFERS FROM A SINGLE BASE SUBSTRATE UTILIZING A CONTROLLED SPALLING PROCESS'
[patent_app_type] => utility
[patent_app_number] => 13/159877
[patent_app_country] => US
[patent_app_date] => 2011-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5818
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13159877
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/159877 | Method for forming two device wafers from a single base substrate utilizing a controlled spalling process | Jun 13, 2011 | Issued |