Search

Iftekhar A. Khan

Examiner (ID: 2808, Phone: (571)272-5699 , Office: P/2128 )

Most Active Art Unit
2128
Art Unit(s)
2127, 2128, 2146, 2123, 2187
Total Applications
617
Issued Applications
452
Pending Applications
59
Abandoned Applications
130

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 5527299 [patent_doc_number] => 20090197376 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-06 [patent_title] => 'PLASMA CVD METHOD, METHOD FOR FORMING SILICON NITRIDE FILM AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/302861 [patent_app_country] => US [patent_app_date] => 2007-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 11396 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20090197376.pdf [firstpage_image] =>[orig_patent_app_number] => 12302861 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/302861
Plasma CVD method, method for forming silicon nitride film and method for manufacturing semiconductor device May 29, 2007 Issued
Array ( [id] => 4765176 [patent_doc_number] => 20080176387 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-24 [patent_title] => 'PLASMA DOPING METHODS USING MULTIPLE SOURCE GASES' [patent_app_type] => utility [patent_app_number] => 11/753791 [patent_app_country] => US [patent_app_date] => 2007-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7046 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20080176387.pdf [firstpage_image] =>[orig_patent_app_number] => 11753791 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/753791
PLASMA DOPING METHODS USING MULTIPLE SOURCE GASES May 24, 2007 Abandoned
Array ( [id] => 22174 [patent_doc_number] => 07799631 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-21 [patent_title] => 'Multiple-layer dielectric layer and method for fabricating capacitor including the same' [patent_app_type] => utility [patent_app_number] => 11/753541 [patent_app_country] => US [patent_app_date] => 2007-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 5397 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/799/07799631.pdf [firstpage_image] =>[orig_patent_app_number] => 11753541 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/753541
Multiple-layer dielectric layer and method for fabricating capacitor including the same May 23, 2007 Issued
Array ( [id] => 5085491 [patent_doc_number] => 20070275542 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-29 [patent_title] => 'SUBSTRATE SEPARATION METHOD AND LIQUID EJECTING HEAD PRODUCTION METHOD USING THE SUBSTRATE SEPARATION METHOD' [patent_app_type] => utility [patent_app_number] => 11/752782 [patent_app_country] => US [patent_app_date] => 2007-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5749 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20070275542.pdf [firstpage_image] =>[orig_patent_app_number] => 11752782 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/752782
SUBSTRATE SEPARATION METHOD AND LIQUID EJECTING HEAD PRODUCTION METHOD USING THE SUBSTRATE SEPARATION METHOD May 22, 2007 Abandoned
Array ( [id] => 5082875 [patent_doc_number] => 20070272926 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-29 [patent_title] => 'TFT LCD ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/752475 [patent_app_country] => US [patent_app_date] => 2007-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3750 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0272/20070272926.pdf [firstpage_image] =>[orig_patent_app_number] => 11752475 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/752475
TFT LCD array substrate and manufacturing method thereof May 22, 2007 Issued
Array ( [id] => 4727383 [patent_doc_number] => 20080206927 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-28 [patent_title] => 'ELECTRONIC COMPONENT STRUCTURE AND METHOD OF MAKING' [patent_app_type] => utility [patent_app_number] => 11/752181 [patent_app_country] => US [patent_app_date] => 2007-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2852 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20080206927.pdf [firstpage_image] =>[orig_patent_app_number] => 11752181 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/752181
Electronic component structure and method of making May 21, 2007 Issued
Array ( [id] => 4944081 [patent_doc_number] => 20080081406 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Method of Fabricating Semiconductor Device Having Dual Stress Liner' [patent_app_type] => utility [patent_app_number] => 11/750491 [patent_app_country] => US [patent_app_date] => 2007-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3654 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20080081406.pdf [firstpage_image] =>[orig_patent_app_number] => 11750491 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/750491
Method of Fabricating Semiconductor Device Having Dual Stress Liner May 17, 2007 Abandoned
Array ( [id] => 4778886 [patent_doc_number] => 20080286884 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-20 [patent_title] => 'METHOD FOR IN-SITU REPAIRING PLASMA DAMAGE AND METHOD FOR FABRICATING TRANSISTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/750732 [patent_app_country] => US [patent_app_date] => 2007-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2734 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0286/20080286884.pdf [firstpage_image] =>[orig_patent_app_number] => 11750732 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/750732
METHOD FOR IN-SITU REPAIRING PLASMA DAMAGE AND METHOD FOR FABRICATING TRANSISTOR DEVICE May 17, 2007 Abandoned
Array ( [id] => 5085452 [patent_doc_number] => 20070275503 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-29 [patent_title] => 'METHOD FOR FABRICATING CHIP PACKAGE' [patent_app_type] => utility [patent_app_number] => 11/750332 [patent_app_country] => US [patent_app_date] => 2007-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 19763 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0275/20070275503.pdf [firstpage_image] =>[orig_patent_app_number] => 11750332 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/750332
Non-cyanide gold electroplating for fine-line gold traces and gold pads May 16, 2007 Issued
Array ( [id] => 204567 [patent_doc_number] => 07629245 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-08 [patent_title] => 'Method of forming non-volatile memory device' [patent_app_type] => utility [patent_app_number] => 11/749242 [patent_app_country] => US [patent_app_date] => 2007-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2603 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/629/07629245.pdf [firstpage_image] =>[orig_patent_app_number] => 11749242 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/749242
Method of forming non-volatile memory device May 15, 2007 Issued
Array ( [id] => 185019 [patent_doc_number] => 07648910 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-19 [patent_title] => 'Method of manufacturing opening and via opening' [patent_app_type] => utility [patent_app_number] => 11/748801 [patent_app_country] => US [patent_app_date] => 2007-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2400 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/648/07648910.pdf [firstpage_image] =>[orig_patent_app_number] => 11748801 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/748801
Method of manufacturing opening and via opening May 14, 2007 Issued
Array ( [id] => 7503191 [patent_doc_number] => 08034648 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-10-11 [patent_title] => 'Epitaxial regrowth in a distributed feedback laser' [patent_app_type] => utility [patent_app_number] => 11/749007 [patent_app_country] => US [patent_app_date] => 2007-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4642 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/034/08034648.pdf [firstpage_image] =>[orig_patent_app_number] => 11749007 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/749007
Epitaxial regrowth in a distributed feedback laser May 14, 2007 Issued
Array ( [id] => 5129959 [patent_doc_number] => 20070206356 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-06 [patent_title] => 'INTEGRATED HEAT SPREADER AND METHOD FOR USING' [patent_app_type] => utility [patent_app_number] => 11/746862 [patent_app_country] => US [patent_app_date] => 2007-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3680 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20070206356.pdf [firstpage_image] =>[orig_patent_app_number] => 11746862 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/746862
Integrating a heat spreader with an interface material having reduced void size May 9, 2007 Issued
Array ( [id] => 5046145 [patent_doc_number] => 20070264818 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-15 [patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING A LANDING PAD' [patent_app_type] => utility [patent_app_number] => 11/746272 [patent_app_country] => US [patent_app_date] => 2007-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3760 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0264/20070264818.pdf [firstpage_image] =>[orig_patent_app_number] => 11746272 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/746272
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING A LANDING PAD May 8, 2007 Abandoned
Array ( [id] => 4839907 [patent_doc_number] => 20080280393 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-13 [patent_title] => 'METHODS FOR FORMING PACKAGE STRUCTURES' [patent_app_type] => utility [patent_app_number] => 11/746442 [patent_app_country] => US [patent_app_date] => 2007-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2783 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0280/20080280393.pdf [firstpage_image] =>[orig_patent_app_number] => 11746442 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/746442
METHODS FOR FORMING PACKAGE STRUCTURES May 8, 2007 Abandoned
Array ( [id] => 7597672 [patent_doc_number] => 07618905 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-11-17 [patent_title] => 'Heterostructure self-assembled quantum dot' [patent_app_type] => utility [patent_app_number] => 11/789123 [patent_app_country] => US [patent_app_date] => 2007-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3252 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/618/07618905.pdf [firstpage_image] =>[orig_patent_app_number] => 11789123 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/789123
Heterostructure self-assembled quantum dot Apr 22, 2007 Issued
Array ( [id] => 5247428 [patent_doc_number] => 20070243662 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-18 [patent_title] => 'Packaging of MEMS devices' [patent_app_type] => utility [patent_app_number] => 11/716771 [patent_app_country] => US [patent_app_date] => 2007-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 10608 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0243/20070243662.pdf [firstpage_image] =>[orig_patent_app_number] => 11716771 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/716771
Packaging of MEMS devices Mar 11, 2007 Abandoned
Array ( [id] => 4006 [patent_doc_number] => 07816166 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-10-19 [patent_title] => 'Method to form a MEMS structure having a suspended portion' [patent_app_type] => utility [patent_app_number] => 11/716082 [patent_app_country] => US [patent_app_date] => 2007-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 7143 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/816/07816166.pdf [firstpage_image] =>[orig_patent_app_number] => 11716082 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/716082
Method to form a MEMS structure having a suspended portion Mar 8, 2007 Issued
Array ( [id] => 91855 [patent_doc_number] => 07736929 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-06-15 [patent_title] => 'Thin film microshells incorporating a getter layer' [patent_app_type] => utility [patent_app_number] => 11/716422 [patent_app_country] => US [patent_app_date] => 2007-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 31 [patent_no_of_words] => 14039 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/736/07736929.pdf [firstpage_image] =>[orig_patent_app_number] => 11716422 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/716422
Thin film microshells incorporating a getter layer Mar 8, 2007 Issued
Array ( [id] => 4564986 [patent_doc_number] => 07846845 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-07 [patent_title] => 'Integrated method for removal of halogen residues from etched substrates in a processing system' [patent_app_type] => utility [patent_app_number] => 11/676161 [patent_app_country] => US [patent_app_date] => 2007-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6338 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/846/07846845.pdf [firstpage_image] =>[orig_patent_app_number] => 11676161 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/676161
Integrated method for removal of halogen residues from etched substrates in a processing system Feb 15, 2007 Issued
Menu