
Igwe U. Anya
Examiner (ID: 18242, Phone: (571)272-1887 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2891, 2829, 2825 |
| Total Applications | 1782 |
| Issued Applications | 1527 |
| Pending Applications | 99 |
| Abandoned Applications | 193 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17417286
[patent_doc_number] => 20220052190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => Power Semiconductor Device Including First and Second Trench Structures
[patent_app_type] => utility
[patent_app_number] => 17/395758
[patent_app_country] => US
[patent_app_date] => 2021-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17395758
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/395758 | Power semiconductor device including first and second trench structures | Aug 5, 2021 | Issued |
Array
(
[id] => 17417266
[patent_doc_number] => 20220052170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => MOSFET WITH DISTRIBUTED DOPED P-SHIELD ZONES UNDER TRENCHES
[patent_app_type] => utility
[patent_app_number] => 17/395239
[patent_app_country] => US
[patent_app_date] => 2021-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17395239
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/395239 | MOSFET with distributed doped P-shield zones under trenches | Aug 4, 2021 | Issued |
Array
(
[id] => 19399824
[patent_doc_number] => 12074212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-27
[patent_title] => Semiconductor device including a plurality of trenches
[patent_app_type] => utility
[patent_app_number] => 17/391562
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 7507
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391562
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391562 | Semiconductor device including a plurality of trenches | Aug 1, 2021 | Issued |
Array
(
[id] => 17390242
[patent_doc_number] => 20220038094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => INTEGRATED MOS TRANSISTOR WITH SELECTIVE DISABLING OF CELLS THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/388920
[patent_app_country] => US
[patent_app_date] => 2021-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8415
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17388920
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/388920 | Integrated MOS transistor with selective disabling of cells thereof | Jul 28, 2021 | Issued |
Array
(
[id] => 17692500
[patent_doc_number] => 20220199793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/443553
[patent_app_country] => US
[patent_app_date] => 2021-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6522
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17443553
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/443553 | Semiconductor devices | Jul 26, 2021 | Issued |
Array
(
[id] => 18797106
[patent_doc_number] => 11830943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-28
[patent_title] => RF SiC MOSFET with recessed gate dielectric
[patent_app_type] => utility
[patent_app_number] => 17/385866
[patent_app_country] => US
[patent_app_date] => 2021-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 7323
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17385866
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/385866 | RF SiC MOSFET with recessed gate dielectric | Jul 25, 2021 | Issued |
Array
(
[id] => 19414951
[patent_doc_number] => 12080790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Power semiconductor devices including angled gate trenches
[patent_app_type] => utility
[patent_app_number] => 17/383696
[patent_app_country] => US
[patent_app_date] => 2021-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 76
[patent_no_of_words] => 29024
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17383696
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/383696 | Power semiconductor devices including angled gate trenches | Jul 22, 2021 | Issued |
Array
(
[id] => 17658836
[patent_doc_number] => 20220179301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => OPTICAL PROXIMITY CORRECTION METHOD AND METHOD OF FABRICATING A SEMICONDUCTOR DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/382773
[patent_app_country] => US
[patent_app_date] => 2021-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13005
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17382773
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/382773 | Optical proximity correction method and method of fabricating a semiconductor device using the same | Jul 21, 2021 | Issued |
Array
(
[id] => 17217719
[patent_doc_number] => 20210351057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => MOUNTING DEVICE AND MOUNTING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/381823
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9336
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17381823
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/381823 | Mounting device and mounting method | Jul 20, 2021 | Issued |
Array
(
[id] => 17217718
[patent_doc_number] => 20210351056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => MOUNTING DEVICE AND MOUNTING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/381720
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9340
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17381720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/381720 | Mounting device and mounting method | Jul 20, 2021 | Issued |
Array
(
[id] => 18156351
[patent_doc_number] => 11569346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Semiconductor device with low random telegraph signal noise
[patent_app_type] => utility
[patent_app_number] => 17/378505
[patent_app_country] => US
[patent_app_date] => 2021-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 5592
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17378505
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/378505 | Semiconductor device with low random telegraph signal noise | Jul 15, 2021 | Issued |
Array
(
[id] => 18147312
[patent_doc_number] => 20230021169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SEMICONDUCTOR DEVICE WITH DEEP TRENCH AND MANUFACTURING PROCESS THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/374734
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374734
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374734 | SEMICONDUCTOR DEVICE WITH DEEP TRENCH AND MANUFACTURING PROCESS THEREOF | Jul 12, 2021 | Abandoned |
Array
(
[id] => 18563165
[patent_doc_number] => 11728420
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Mesa contact for a power semiconductor device and method of producing a power semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/374323
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 12089
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374323
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374323 | Mesa contact for a power semiconductor device and method of producing a power semiconductor device | Jul 12, 2021 | Issued |
Array
(
[id] => 17523195
[patent_doc_number] => 20220109044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/373660
[patent_app_country] => US
[patent_app_date] => 2021-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17799
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 439
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373660
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/373660 | Semiconductor device | Jul 11, 2021 | Issued |
Array
(
[id] => 17523214
[patent_doc_number] => 20220109063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/373742
[patent_app_country] => US
[patent_app_date] => 2021-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15952
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 374
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373742
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/373742 | Semiconductor device | Jul 11, 2021 | Issued |
Array
(
[id] => 18097737
[patent_doc_number] => 20220416078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/361406
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17361406
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/361406 | Semiconductor device | Jun 28, 2021 | Issued |
Array
(
[id] => 18494322
[patent_doc_number] => 11699744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-11
[patent_title] => Semiconductor device and semiconductor apparatus
[patent_app_type] => utility
[patent_app_number] => 17/359983
[patent_app_country] => US
[patent_app_date] => 2021-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 47
[patent_no_of_words] => 13880
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359983
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359983 | Semiconductor device and semiconductor apparatus | Jun 27, 2021 | Issued |
Array
(
[id] => 19958489
[patent_doc_number] => 12328920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Nanoribbon sub-fin isolation by backside Si substrate removal etch selective to source and drain epitaxy
[patent_app_type] => utility
[patent_app_number] => 17/357664
[patent_app_country] => US
[patent_app_date] => 2021-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 4650
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17357664
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/357664 | Nanoribbon sub-fin isolation by backside Si substrate removal etch selective to source and drain epitaxy | Jun 23, 2021 | Issued |
Array
(
[id] => 18292448
[patent_doc_number] => 11621321
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-04
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/354495
[patent_app_country] => US
[patent_app_date] => 2021-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 49
[patent_no_of_words] => 12788
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17354495
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/354495 | Semiconductor device | Jun 21, 2021 | Issued |
Array
(
[id] => 17319229
[patent_doc_number] => 20210408279
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING TRENCH GATE STRUCTURE AND BURIED SHIELDING REGION AND METHOD OF MANUFACTURING
[patent_app_type] => utility
[patent_app_number] => 17/353124
[patent_app_country] => US
[patent_app_date] => 2021-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9698
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17353124
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/353124 | Semiconductor device including trench gate structure and buried shielding region and method of manufacturing | Jun 20, 2021 | Issued |