Igwe U. Anya

Array ( [id] => 5346215 [patent_doc_number] => 20090001576 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-01 [patent_title] => 'INTERCONNECT USING LIQUID METAL' [patent_app_type] => utility [patent_app_number] => 11/771909 [patent_app_country] => US [patent_app_date] => 2007-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3400 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20090001576.pdf [firstpage_image] =>[orig_patent_app_number] => 11771909 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5347699 [patent_doc_number] => 20090003060 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-01 [patent_title] => 'High density NOR flash array architecture' [patent_app_type] => utility [patent_app_number] => 11/823518 [patent_app_country] => US [patent_app_date] => 2007-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1940 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20090003060.pdf [firstpage_image] =>[orig_patent_app_number] => 11823518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7967917 [patent_doc_number] => 07939941 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-10 [patent_title] => 'Formation of through via before contact processing' [patent_app_type] => utility [patent_app_number] => 11/769559 [patent_app_country] => US [patent_app_date] => 2007-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 26 [patent_no_of_words] => 5177 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/939/07939941.pdf [firstpage_image] =>[orig_patent_app_number] => 11769559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5347664 [patent_doc_number] => 20090003025 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-01 [patent_title] => 'DUAL BIT LINE METAL LAYERS FOR NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 11/768468 [patent_app_country] => US [patent_app_date] => 2007-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 9456 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20090003025.pdf [firstpage_image] =>[orig_patent_app_number] => 11768468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4851051 [patent_doc_number] => 20080316793 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'INTEGRATED CIRCUIT INCLUDING CONTACT CONTACTING BOTTOM AND SIDEWALL OF ELECTRODE' [patent_app_type] => utility [patent_app_number] => 11/766819 [patent_app_country] => US [patent_app_date] => 2007-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6040 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0316/20080316793.pdf [firstpage_image] =>[orig_patent_app_number] => 11766819 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8738833 [patent_doc_number] => 08410607 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-02 [patent_title] => 'Semiconductor memory structures' [patent_app_type] => utility [patent_app_number] => 11/763938 [patent_app_country] => US [patent_app_date] => 2007-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 37 [patent_no_of_words] => 8522 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11763938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4701884 [patent_doc_number] => 20080061406 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-13 [patent_title] => 'SEMICONDUCTOR PACKAGE HAVING ELECTROMAGNETIC SHIELDING PART' [patent_app_type] => utility [patent_app_number] => 11/760239 [patent_app_country] => US [patent_app_date] => 2007-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3568 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20080061406.pdf [firstpage_image] =>[orig_patent_app_number] => 11760239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4586689 [patent_doc_number] => 07851841 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-14 [patent_title] => 'Large-area nanoenabled macroelectronic substrates and uses therefor' [patent_app_type] => utility [patent_app_number] => 11/760382 [patent_app_country] => US [patent_app_date] => 2007-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 92 [patent_no_of_words] => 39618 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/851/07851841.pdf [firstpage_image] =>[orig_patent_app_number] => 11760382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5196690 [patent_doc_number] => 20070296008 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-27 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/758719 [patent_app_country] => US [patent_app_date] => 2007-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8050 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0296/20070296008.pdf [firstpage_image] =>[orig_patent_app_number] => 11758719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5088936 [patent_doc_number] => 20070228575 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-04 [patent_title] => 'WIRING MATERIAL AND WIRING BOARD USING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/758279 [patent_app_country] => US [patent_app_date] => 2007-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 10645 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20070228575.pdf [firstpage_image] =>[orig_patent_app_number] => 11758279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7492433 [patent_doc_number] => 08030773 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-04 [patent_title] => 'Semiconductor integrated circuit device comprising different level interconnection layers connected by conductor layers including conductor layer for redundancy' [patent_app_type] => utility [patent_app_number] => 11/752999 [patent_app_country] => US [patent_app_date] => 2007-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3880 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/030/08030773.pdf [firstpage_image] =>[orig_patent_app_number] => 11752999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5043783 [patent_doc_number] => 20070262454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-15 [patent_title] => 'Semiconductor device and wiring auxiliary pattern generating method' [patent_app_type] => utility [patent_app_number] => 11/798179 [patent_app_country] => US [patent_app_date] => 2007-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9433 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20070262454.pdf [firstpage_image] =>[orig_patent_app_number] => 11798179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4569119 [patent_doc_number] => 07858505 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-28 [patent_title] => 'Method of forming a transistor having multiple types of Schottky junctions' [patent_app_type] => utility [patent_app_number] => 11/744638 [patent_app_country] => US [patent_app_date] => 2007-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 4960 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/858/07858505.pdf [firstpage_image] =>[orig_patent_app_number] => 11744638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 256279 [patent_doc_number] => 07575952 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-18 [patent_title] => 'Manufacturing method of semiconductor device having organic semiconductor film' [patent_app_type] => utility [patent_app_number] => 11/797419 [patent_app_country] => US [patent_app_date] => 2007-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 66 [patent_no_of_words] => 13924 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/575/07575952.pdf [firstpage_image] =>[orig_patent_app_number] => 11797419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4919254 [patent_doc_number] => 20080067566 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Contact structure having conductive oxide layer, ferroelectric random access memory device employing the same and methods of fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/797138 [patent_app_country] => US [patent_app_date] => 2007-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6766 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20080067566.pdf [firstpage_image] =>[orig_patent_app_number] => 11797138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5002676 [patent_doc_number] => 20070200243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-30 [patent_title] => 'ALD FORMED TITANIUM NITRIDE FILMS' [patent_app_type] => utility [patent_app_number] => 11/742309 [patent_app_country] => US [patent_app_date] => 2007-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5862 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20070200243.pdf [firstpage_image] =>[orig_patent_app_number] => 11742309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5066702 [patent_doc_number] => 20070187803 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-16 [patent_title] => 'Plasma Enhanced Deposited, Fully Oxidized PSG Film' [patent_app_type] => utility [patent_app_number] => 11/740038 [patent_app_country] => US [patent_app_date] => 2007-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1140 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20070187803.pdf [firstpage_image] =>[orig_patent_app_number] => 11740038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4919368 [patent_doc_number] => 20080067680 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Semiconductor device and fabrication process thereof' [patent_app_type] => utility [patent_app_number] => 11/785949 [patent_app_country] => US [patent_app_date] => 2007-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6841 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20080067680.pdf [firstpage_image] =>[orig_patent_app_number] => 11785949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5101332 [patent_doc_number] => 20070184594 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-09 [patent_title] => 'SCHOTTKY BARRIER DIODE AND METHOD OF FORMING A SCHOTTKY BARRIER DIODE' [patent_app_type] => utility [patent_app_number] => 11/736599 [patent_app_country] => US [patent_app_date] => 2007-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5701 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20070184594.pdf [firstpage_image] =>[orig_patent_app_number] => 11736599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5101385 [patent_doc_number] => 20070184647 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-09 [patent_title] => 'Integrated Circuit Chip Utilizing Dielectric Layer Having Oriented Cylindrical Voids Formed from Carbon Nanotubes' [patent_app_type] => utility [patent_app_number] => 11/735988 [patent_app_country] => US [patent_app_date] => 2007-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7993 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20070184647.pdf [firstpage_image] =>[orig_patent_app_number] => 11735988 [rel_patent_id] =>[rel_patent_doc_number] =>)