Igwe U. Anya

Array ( [id] => 6460050 [patent_doc_number] => 20100006545 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'Welding of Pipeline to Enhance Strain Performance' [patent_app_type] => utility [patent_app_number] => 12/086367 [patent_app_country] => US [patent_app_date] => 2006-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8907 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006545.pdf [firstpage_image] =>[orig_patent_app_number] => 12086367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 356246 [patent_doc_number] => 07488682 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-10 [patent_title] => 'High-density 3-dimensional resistors' [patent_app_type] => utility [patent_app_number] => 11/538199 [patent_app_country] => US [patent_app_date] => 2006-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4834 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/488/07488682.pdf [firstpage_image] =>[orig_patent_app_number] => 11538199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4968615 [patent_doc_number] => 20070108617 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-17 [patent_title] => 'Semiconductor component comprising interconnected cell strips' [patent_app_type] => utility [patent_app_number] => 11/541428 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5415 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20070108617.pdf [firstpage_image] =>[orig_patent_app_number] => 11541428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 252563 [patent_doc_number] => 07579196 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-25 [patent_title] => 'Interconnect connecting a diffusion metal layer and a power plane metal and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 11/533109 [patent_app_country] => US [patent_app_date] => 2006-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 996 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/579/07579196.pdf [firstpage_image] =>[orig_patent_app_number] => 11533109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 485333 [patent_doc_number] => 07217577 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-15 [patent_title] => 'Structure/method to fabricate a high-performance magnetic tunneling junction MRAM' [patent_app_type] => utility [patent_app_number] => 11/522663 [patent_app_country] => US [patent_app_date] => 2006-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3606 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 279 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/217/07217577.pdf [firstpage_image] =>[orig_patent_app_number] => 11522663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 288985 [patent_doc_number] => 07547598 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-16 [patent_title] => 'Method for fabricating capacitor in semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/519018 [patent_app_country] => US [patent_app_date] => 2006-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 3499 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/547/07547598.pdf [firstpage_image] =>[orig_patent_app_number] => 11519018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9471186 [patent_doc_number] => 08724831 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-05-13 [patent_title] => 'Amplification circuit and method therefor' [patent_app_type] => utility [patent_app_number] => 11/817392 [patent_app_country] => US [patent_app_date] => 2006-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3029 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11817392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 820544 [patent_doc_number] => 07407875 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-05 [patent_title] => 'Low resistance contact structure and fabrication thereof' [patent_app_type] => utility [patent_app_number] => 11/470349 [patent_app_country] => US [patent_app_date] => 2006-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3457 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/407/07407875.pdf [firstpage_image] =>[orig_patent_app_number] => 11470349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4688243 [patent_doc_number] => 20080032424 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-07 [patent_title] => 'ALD of Zr-substituted BaTiO3 films as gate dielectrics' [patent_app_type] => utility [patent_app_number] => 11/498559 [patent_app_country] => US [patent_app_date] => 2006-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8998 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20080032424.pdf [firstpage_image] =>[orig_patent_app_number] => 11498559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5239781 [patent_doc_number] => 20070018272 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-25 [patent_title] => 'Reduced Leakage Power Devices By Inversion Layer Surface Passivation' [patent_app_type] => utility [patent_app_number] => 11/462016 [patent_app_country] => US [patent_app_date] => 2006-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4362 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20070018272.pdf [firstpage_image] =>[orig_patent_app_number] => 11462016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5073005 [patent_doc_number] => 20070012980 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-18 [patent_title] => 'Large-area nanoenabled macroelectronic substrates and uses therefor' [patent_app_type] => utility [patent_app_number] => 11/490637 [patent_app_country] => US [patent_app_date] => 2006-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 54 [patent_figures_cnt] => 54 [patent_no_of_words] => 39626 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20070012980.pdf [firstpage_image] =>[orig_patent_app_number] => 11490637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5733055 [patent_doc_number] => 20060258172 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-16 [patent_title] => 'Methods for forming an enriched metal oxide surface' [patent_app_type] => utility [patent_app_number] => 11/487080 [patent_app_country] => US [patent_app_date] => 2006-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2919 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20060258172.pdf [firstpage_image] =>[orig_patent_app_number] => 11487080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 122594 [patent_doc_number] => 07709837 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-04 [patent_title] => 'Semiconductor device and its manufacturing method' [patent_app_type] => utility [patent_app_number] => 11/483108 [patent_app_country] => US [patent_app_date] => 2006-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 32 [patent_no_of_words] => 7574 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/709/07709837.pdf [firstpage_image] =>[orig_patent_app_number] => 11483108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4992239 [patent_doc_number] => 20070007583 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Gate structure and related non-volatile memory device and method' [patent_app_type] => utility [patent_app_number] => 11/474429 [patent_app_country] => US [patent_app_date] => 2006-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5835 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20070007583.pdf [firstpage_image] =>[orig_patent_app_number] => 11474429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5196767 [patent_doc_number] => 20070296085 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-27 [patent_title] => 'MIM CAPACITOR AND METHOD OF MAKING SAME' [patent_app_type] => utility [patent_app_number] => 11/425549 [patent_app_country] => US [patent_app_date] => 2006-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3146 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0296/20070296085.pdf [firstpage_image] =>[orig_patent_app_number] => 11425549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5230920 [patent_doc_number] => 20070293028 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'Method of forming low forward voltage Shottky barrier diode with LOCOS structure therein' [patent_app_type] => utility [patent_app_number] => 11/453799 [patent_app_country] => US [patent_app_date] => 2006-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2488 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0293/20070293028.pdf [firstpage_image] =>[orig_patent_app_number] => 11453799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5154523 [patent_doc_number] => 20070037406 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-15 [patent_title] => 'METHODS OF FABRICATING A SEMICONDUCTOR DEVICE USING A PHOTOSENSITIVE POLYIMIDE LAYER AND SEMICONDUCTOR DEVICES FABRICATED THEREBY' [patent_app_type] => utility [patent_app_number] => 11/424498 [patent_app_country] => US [patent_app_date] => 2006-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4644 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20070037406.pdf [firstpage_image] =>[orig_patent_app_number] => 11424498 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9469686 [patent_doc_number] => 08723321 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-05-13 [patent_title] => 'Copper interconnects with improved electromigration lifetime' [patent_app_type] => utility [patent_app_number] => 11/448788 [patent_app_country] => US [patent_app_date] => 2006-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 4352 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11448788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 221366 [patent_doc_number] => 07608912 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-27 [patent_title] => 'Technique for creating different mechanical strain in different CPU regions by forming an etch stop layer having differently modified intrinsic stress' [patent_app_type] => utility [patent_app_number] => 11/422659 [patent_app_country] => US [patent_app_date] => 2006-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 7992 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/608/07608912.pdf [firstpage_image] =>[orig_patent_app_number] => 11422659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5008079 [patent_doc_number] => 20070278556 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-06 [patent_title] => 'Two bits non volatile memory cells and method of operating the same' [patent_app_type] => utility [patent_app_number] => 11/442119 [patent_app_country] => US [patent_app_date] => 2006-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3228 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20070278556.pdf [firstpage_image] =>[orig_patent_app_number] => 11442119 [rel_patent_id] =>[rel_patent_doc_number] =>)