
Igwe U. Anya
Examiner (ID: 11819)
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2891, 2825, 2829 |
| Total Applications | 1779 |
| Issued Applications | 1524 |
| Pending Applications | 97 |
| Abandoned Applications | 192 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7344075
[patent_doc_number] => 20040191973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Manufacturing method of semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/782770
[patent_app_country] => US
[patent_app_date] => 2004-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6096
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20040191973.pdf
[firstpage_image] =>[orig_patent_app_number] => 10782770
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/782770 | Semiconductor device and manufacturing method thereof | Feb 22, 2004 | Issued |
Array
(
[id] => 1059473
[patent_doc_number] => 06852563
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-02-08
[patent_title] => 'Process of fabricating electro-optic polymer devices with polymer sustained microelectrodes'
[patent_app_type] => utility
[patent_app_number] => 10/762030
[patent_app_country] => US
[patent_app_date] => 2004-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6020
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/852/06852563.pdf
[firstpage_image] =>[orig_patent_app_number] => 10762030
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/762030 | Process of fabricating electro-optic polymer devices with polymer sustained microelectrodes | Jan 20, 2004 | Issued |
Array
(
[id] => 6983481
[patent_doc_number] => 20050153551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-14
[patent_title] => 'Methods for deposition of semiconductor material'
[patent_app_type] => utility
[patent_app_number] => 10/755000
[patent_app_country] => US
[patent_app_date] => 2004-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5946
[patent_no_of_claims] => 77
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20050153551.pdf
[firstpage_image] =>[orig_patent_app_number] => 10755000
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/755000 | Methods for deposition of semiconductor material | Jan 8, 2004 | Issued |
Array
(
[id] => 7235481
[patent_doc_number] => 20040157434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Method of manufacturing SONOS flash memory device'
[patent_app_type] => new
[patent_app_number] => 10/751190
[patent_app_country] => US
[patent_app_date] => 2003-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2085
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20040157434.pdf
[firstpage_image] =>[orig_patent_app_number] => 10751190
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/751190 | Method of manufacturing SONOS flash memory device | Dec 29, 2003 | Issued |
Array
(
[id] => 509397
[patent_doc_number] => 07195936
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-27
[patent_title] => 'Thin film processing method and system'
[patent_app_type] => utility
[patent_app_number] => 10/745520
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6473
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/195/07195936.pdf
[firstpage_image] =>[orig_patent_app_number] => 10745520
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/745520 | Thin film processing method and system | Dec 28, 2003 | Issued |
Array
(
[id] => 7074936
[patent_doc_number] => 20050148204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Method and system of coating polymer solution on surface of a substrate'
[patent_app_type] => utility
[patent_app_number] => 10/748370
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6749
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20050148204.pdf
[firstpage_image] =>[orig_patent_app_number] => 10748370
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/748370 | Method and system of coating polymer solution on surface of a substrate | Dec 28, 2003 | Issued |
Array
(
[id] => 7295777
[patent_doc_number] => 20040124419
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Semiconductor device and its manufacturing method'
[patent_app_type] => new
[patent_app_number] => 10/737909
[patent_app_country] => US
[patent_app_date] => 2003-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 13115
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20040124419.pdf
[firstpage_image] =>[orig_patent_app_number] => 10737909
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/737909 | Semiconductor device and its manufacturing method | Dec 17, 2003 | Issued |
Array
(
[id] => 7326990
[patent_doc_number] => 20040129219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-08
[patent_title] => 'Atomic layer deposition apparatus and method'
[patent_app_type] => new
[patent_app_number] => 10/741300
[patent_app_country] => US
[patent_app_date] => 2003-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3156
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20040129219.pdf
[firstpage_image] =>[orig_patent_app_number] => 10741300
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/741300 | Atomic layer deposition apparatus and method | Dec 16, 2003 | Abandoned |
Array
(
[id] => 7335578
[patent_doc_number] => 20040132282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-08
[patent_title] => 'Copper transition layer for improving copper interconnection reliability'
[patent_app_type] => new
[patent_app_number] => 10/739980
[patent_app_country] => US
[patent_app_date] => 2003-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3538
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20040132282.pdf
[firstpage_image] =>[orig_patent_app_number] => 10739980
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/739980 | Copper transition layer for improving copper interconnection reliability | Dec 16, 2003 | Issued |
Array
(
[id] => 7097870
[patent_doc_number] => 20050130329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-16
[patent_title] => 'Method for the prediction of the source of semiconductor part deviations'
[patent_app_type] => utility
[patent_app_number] => 10/737550
[patent_app_country] => US
[patent_app_date] => 2003-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3004
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20050130329.pdf
[firstpage_image] =>[orig_patent_app_number] => 10737550
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/737550 | Method for the prediction of the source of semiconductor part deviations | Dec 15, 2003 | Abandoned |
Array
(
[id] => 5776835
[patent_doc_number] => 20060105475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-18
[patent_title] => 'Fast localization of electrical failures on an integrated circuit system and method'
[patent_app_type] => utility
[patent_app_number] => 10/538538
[patent_app_country] => US
[patent_app_date] => 2003-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 7804
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20060105475.pdf
[firstpage_image] =>[orig_patent_app_number] => 10538538
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/538538 | Fast localization of electrical failures on an integrated circuit system and method | Dec 10, 2003 | Issued |
Array
(
[id] => 1092929
[patent_doc_number] => 06825122
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-30
[patent_title] => 'Method for fabricating a patterned thin film and a micro device'
[patent_app_type] => B2
[patent_app_number] => 10/731030
[patent_app_country] => US
[patent_app_date] => 2003-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 39
[patent_no_of_words] => 5866
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/825/06825122.pdf
[firstpage_image] =>[orig_patent_app_number] => 10731030
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/731030 | Method for fabricating a patterned thin film and a micro device | Dec 9, 2003 | Issued |
Array
(
[id] => 1096171
[patent_doc_number] => 06821911
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-23
[patent_title] => 'Manufacturing method of carbon nanotube transistors'
[patent_app_type] => B1
[patent_app_number] => 10/727500
[patent_app_country] => US
[patent_app_date] => 2003-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 26
[patent_no_of_words] => 3250
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/821/06821911.pdf
[firstpage_image] =>[orig_patent_app_number] => 10727500
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/727500 | Manufacturing method of carbon nanotube transistors | Dec 4, 2003 | Issued |
Array
(
[id] => 1043691
[patent_doc_number] => 06867124
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-15
[patent_title] => 'Integrated circuit packaging design and method'
[patent_app_type] => utility
[patent_app_number] => 10/728290
[patent_app_country] => US
[patent_app_date] => 2003-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 2106
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/867/06867124.pdf
[firstpage_image] =>[orig_patent_app_number] => 10728290
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/728290 | Integrated circuit packaging design and method | Dec 3, 2003 | Issued |
Array
(
[id] => 972144
[patent_doc_number] => 06936529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-30
[patent_title] => 'Method for fabricating gate-electrode of semiconductor device with use of hard mask'
[patent_app_type] => utility
[patent_app_number] => 10/725320
[patent_app_country] => US
[patent_app_date] => 2003-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5862
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/936/06936529.pdf
[firstpage_image] =>[orig_patent_app_number] => 10725320
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/725320 | Method for fabricating gate-electrode of semiconductor device with use of hard mask | Dec 1, 2003 | Issued |
Array
(
[id] => 7620130
[patent_doc_number] => 06943052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Method of manufacturing display apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/725308
[patent_app_country] => US
[patent_app_date] => 2003-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3715
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/943/06943052.pdf
[firstpage_image] =>[orig_patent_app_number] => 10725308
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/725308 | Method of manufacturing display apparatus | Nov 30, 2003 | Issued |
Array
(
[id] => 782712
[patent_doc_number] => 06991959
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-31
[patent_title] => 'Method of manufacturing silicon carbide film'
[patent_app_type] => utility
[patent_app_number] => 10/722179
[patent_app_country] => US
[patent_app_date] => 2003-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 14708
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/991/06991959.pdf
[firstpage_image] =>[orig_patent_app_number] => 10722179
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/722179 | Method of manufacturing silicon carbide film | Nov 24, 2003 | Issued |
Array
(
[id] => 7324235
[patent_doc_number] => 20040137712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-15
[patent_title] => 'Interlayer connections for layered electronic devices'
[patent_app_type] => new
[patent_app_number] => 10/720680
[patent_app_country] => US
[patent_app_date] => 2003-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2434
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0137/20040137712.pdf
[firstpage_image] =>[orig_patent_app_number] => 10720680
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/720680 | Interlayer connections for layered electronic devices | Nov 24, 2003 | Issued |
Array
(
[id] => 672075
[patent_doc_number] => 07091085
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-15
[patent_title] => 'Reduced cell-to-cell shorting for memory arrays'
[patent_app_type] => utility
[patent_app_number] => 10/713360
[patent_app_country] => US
[patent_app_date] => 2003-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 5173
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/091/07091085.pdf
[firstpage_image] =>[orig_patent_app_number] => 10713360
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/713360 | Reduced cell-to-cell shorting for memory arrays | Nov 13, 2003 | Issued |
Array
(
[id] => 961108
[patent_doc_number] => 06951821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-04
[patent_title] => 'Processing system and method for chemically treating a substrate'
[patent_app_type] => utility
[patent_app_number] => 10/705200
[patent_app_country] => US
[patent_app_date] => 2003-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 9014
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/951/06951821.pdf
[firstpage_image] =>[orig_patent_app_number] => 10705200
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/705200 | Processing system and method for chemically treating a substrate | Nov 11, 2003 | Issued |