Igwe U. Anya

Array ( [id] => 982330 [patent_doc_number] => 06927174 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-09 [patent_title] => 'Site-specific method for large area uniform thickness plan view transmission electron microscopy sample preparation' [patent_app_type] => utility [patent_app_number] => 10/639330 [patent_app_country] => US [patent_app_date] => 2003-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2623 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/927/06927174.pdf [firstpage_image] =>[orig_patent_app_number] => 10639330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 679661 [patent_doc_number] => 07084028 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'Semiconductor device and method of manufacturing a semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/636750 [patent_app_country] => US [patent_app_date] => 2003-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 35 [patent_no_of_words] => 10705 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/084/07084028.pdf [firstpage_image] =>[orig_patent_app_number] => 10636750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1138005 [patent_doc_number] => 06780666 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'Imager photo diode capacitor structure with reduced process variation sensitivity' [patent_app_type] => B1 [patent_app_number] => 10/635580 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3498 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/780/06780666.pdf [firstpage_image] =>[orig_patent_app_number] => 10635580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7675151 [patent_doc_number] => 20040126967 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Method of manufacturing non-volatile memory device' [patent_app_type] => new [patent_app_number] => 10/636050 [patent_app_country] => US [patent_app_date] => 2003-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1750 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20040126967.pdf [firstpage_image] =>[orig_patent_app_number] => 10636050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 968462 [patent_doc_number] => 06939736 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-06 [patent_title] => 'Ideal operational amplifier layout techniques for reducing package stress and configurations therefor' [patent_app_type] => utility [patent_app_number] => 10/631800 [patent_app_country] => US [patent_app_date] => 2003-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2181 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/939/06939736.pdf [firstpage_image] =>[orig_patent_app_number] => 10631800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1014599 [patent_doc_number] => 06893941 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-17 [patent_title] => 'Semiconductor device and its manufacture method' [patent_app_type] => utility [patent_app_number] => 10/630680 [patent_app_country] => US [patent_app_date] => 2003-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 29 [patent_no_of_words] => 8247 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/893/06893941.pdf [firstpage_image] =>[orig_patent_app_number] => 10630680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1014965 [patent_doc_number] => 06894309 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-17 [patent_title] => 'Spatial regions of a second material in a first material' [patent_app_type] => utility [patent_app_number] => 10/628243 [patent_app_country] => US [patent_app_date] => 2003-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 24 [patent_no_of_words] => 6298 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/894/06894309.pdf [firstpage_image] =>[orig_patent_app_number] => 10628243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7359699 [patent_doc_number] => 20040014261 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'Method for manufacturing thin film transistor' [patent_app_type] => new [patent_app_number] => 10/617170 [patent_app_country] => US [patent_app_date] => 2003-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4111 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20040014261.pdf [firstpage_image] =>[orig_patent_app_number] => 10617170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7270003 [patent_doc_number] => 20040058521 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Photo-thermal induced diffusion' [patent_app_type] => new [patent_app_number] => 10/616748 [patent_app_country] => US [patent_app_date] => 2003-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4190 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 14 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20040058521.pdf [firstpage_image] =>[orig_patent_app_number] => 10616748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6612064 [patent_doc_number] => 20030209796 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Manufacturing method of multilayer substrate' [patent_app_type] => new [patent_app_number] => 10/458630 [patent_app_country] => US [patent_app_date] => 2003-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10056 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0209/20030209796.pdf [firstpage_image] =>[orig_patent_app_number] => 10458630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6635758 [patent_doc_number] => 20030211650 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Process for wafer level treatment to reduce stiction and passivate micromachined surfaces and compounds used therefor' [patent_app_type] => new [patent_app_number] => 10/457500 [patent_app_country] => US [patent_app_date] => 2003-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9174 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20030211650.pdf [firstpage_image] =>[orig_patent_app_number] => 10457500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 654651 [patent_doc_number] => 07109131 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-19 [patent_title] => 'System and method for hydrogen-rich selective oxidation' [patent_app_type] => utility [patent_app_number] => 10/456850 [patent_app_country] => US [patent_app_date] => 2003-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7700 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/109/07109131.pdf [firstpage_image] =>[orig_patent_app_number] => 10456850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1141476 [patent_doc_number] => 06777302 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-17 [patent_title] => 'Nitride pedestal for raised extrinsic base HBT process' [patent_app_type] => B1 [patent_app_number] => 10/250100 [patent_app_country] => US [patent_app_date] => 2003-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3562 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/777/06777302.pdf [firstpage_image] =>[orig_patent_app_number] => 10250100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1134484 [patent_doc_number] => 06784103 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-31 [patent_title] => 'Method of formation of nanocrystals on a semiconductor structure' [patent_app_type] => B1 [patent_app_number] => 10/442500 [patent_app_country] => US [patent_app_date] => 2003-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5156 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784103.pdf [firstpage_image] =>[orig_patent_app_number] => 10442500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1017947 [patent_doc_number] => 06890841 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-10 [patent_title] => 'Methods of forming integrated circuit memory devices that include a plurality of landing pad holes that are arranged in a staggered pattern and integrated circuit memory devices formed thereby' [patent_app_type] => utility [patent_app_number] => 10/442481 [patent_app_country] => US [patent_app_date] => 2003-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4820 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/890/06890841.pdf [firstpage_image] =>[orig_patent_app_number] => 10442481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 956247 [patent_doc_number] => 06955997 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-10-18 [patent_title] => 'Laser thermal annealing method for forming semiconductor low-k dielectric layer' [patent_app_type] => utility [patent_app_number] => 10/438860 [patent_app_country] => US [patent_app_date] => 2003-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3867 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/955/06955997.pdf [firstpage_image] =>[orig_patent_app_number] => 10438860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1089071 [patent_doc_number] => 06828181 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-07 [patent_title] => 'Dual gate material process for CMOS technologies' [patent_app_type] => B2 [patent_app_number] => 10/249800 [patent_app_country] => US [patent_app_date] => 2003-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2675 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/828/06828181.pdf [firstpage_image] =>[orig_patent_app_number] => 10249800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5828340 [patent_doc_number] => 20060063361 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-23 [patent_title] => 'Plasma-assisted doping' [patent_app_type] => utility [patent_app_number] => 10/513397 [patent_app_country] => US [patent_app_date] => 2003-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10457 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20060063361.pdf [firstpage_image] =>[orig_patent_app_number] => 10513397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 654582 [patent_doc_number] => 07109101 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-19 [patent_title] => 'Capping layer for reducing amorphous carbon contamination of photoresist in semiconductor device manufacture; and process for making same' [patent_app_type] => utility [patent_app_number] => 10/430711 [patent_app_country] => US [patent_app_date] => 2003-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2797 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/109/07109101.pdf [firstpage_image] =>[orig_patent_app_number] => 10430711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6865257 [patent_doc_number] => 20030190783 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-09 [patent_title] => 'Capacitor for semiconductor memory device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/423873 [patent_app_country] => US [patent_app_date] => 2003-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2853 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20030190783.pdf [firstpage_image] =>[orig_patent_app_number] => 10423873 [rel_patent_id] =>[rel_patent_doc_number] =>)