
Ishwarbhai B. Patel
Examiner (ID: 1775, Phone: (571)272-1933 , Office: P/2847 )
| Most Active Art Unit | 2847 |
| Art Unit(s) | 2827, 2847, 2835, 2841 |
| Total Applications | 1757 |
| Issued Applications | 1164 |
| Pending Applications | 46 |
| Abandoned Applications | 568 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15737091
[patent_doc_number] => 10617001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Electronic circuit and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/817630
[patent_app_country] => US
[patent_app_date] => 2017-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 12
[patent_no_of_words] => 3845
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15817630
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/817630 | Electronic circuit and method of manufacturing the same | Nov 19, 2017 | Issued |
Array
(
[id] => 12244937
[patent_doc_number] => 20180077801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'Assembling and Handling Edge Interconnect Packaging System'
[patent_app_type] => utility
[patent_app_number] => 15/817727
[patent_app_country] => US
[patent_app_date] => 2017-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5808
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15817727
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/817727 | Assembling and handling edge interconnect packaging system | Nov 19, 2017 | Issued |
Array
(
[id] => 13488339
[patent_doc_number] => 20180295712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => ELECTRONIC ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 15/811889
[patent_app_country] => US
[patent_app_date] => 2017-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8764
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15811889
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/811889 | Electronic assembly | Nov 13, 2017 | Issued |
Array
(
[id] => 14907925
[patent_doc_number] => 20190297728
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => FLEXIBLE PRINTED CIRCUIT TO MITIGATE CRACKING AT THROUGH-HOLES
[patent_app_type] => utility
[patent_app_number] => 16/346444
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16346444
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/346444 | Flexible printed circuit to mitigate cracking at through-holes | Oct 29, 2017 | Issued |
Array
(
[id] => 12190373
[patent_doc_number] => 20180049309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'METHOD OF FABRICATING A STRETCHABLE COMPUTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/793524
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793524
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793524 | METHOD OF FABRICATING A STRETCHABLE COMPUTING DEVICE | Oct 24, 2017 | Abandoned |
Array
(
[id] => 16503971
[patent_doc_number] => 10869389
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Printed circuit board and method for producing the same
[patent_app_type] => utility
[patent_app_number] => 16/341137
[patent_app_country] => US
[patent_app_date] => 2017-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4493
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16341137
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/341137 | Printed circuit board and method for producing the same | Oct 4, 2017 | Issued |
Array
(
[id] => 15958911
[patent_doc_number] => 10667390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Simultaneous and selective wide gap partitioning of via structures using plating resist
[patent_app_type] => utility
[patent_app_number] => 15/723086
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 30
[patent_no_of_words] => 14605
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15723086
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/723086 | Simultaneous and selective wide gap partitioning of via structures using plating resist | Oct 1, 2017 | Issued |
Array
(
[id] => 15143187
[patent_doc_number] => 10485105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Substrate and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/712787
[patent_app_country] => US
[patent_app_date] => 2017-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4498
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15712787
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/712787 | Substrate and method for manufacturing the same | Sep 21, 2017 | Issued |
Array
(
[id] => 12828577
[patent_doc_number] => 20180168031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/712274
[patent_app_country] => US
[patent_app_date] => 2017-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2411
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15712274
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/712274 | ELECTRONIC DEVICE | Sep 21, 2017 | Abandoned |
Array
(
[id] => 13727585
[patent_doc_number] => 20170374748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/701435
[patent_app_country] => US
[patent_app_date] => 2017-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4826
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15701435
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/701435 | PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF | Sep 10, 2017 | Abandoned |
Array
(
[id] => 12237575
[patent_doc_number] => 20180070438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/696270
[patent_app_country] => US
[patent_app_date] => 2017-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 16548
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15696270
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/696270 | Printed circuit board and method of manufacturing the same | Sep 5, 2017 | Issued |
Array
(
[id] => 14027319
[patent_doc_number] => 20190075653
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => SEGMENTED VIA FOR VERTICAL PCB INTERCONNECT
[patent_app_type] => utility
[patent_app_number] => 15/696102
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6024
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15696102
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/696102 | Segmented via for vertical PCB interconnect | Sep 4, 2017 | Issued |
Array
(
[id] => 13438819
[patent_doc_number] => 20180270952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => MODULE, ELECTRONIC APPARATUS, AND WIRING BOARD
[patent_app_type] => utility
[patent_app_number] => 15/694962
[patent_app_country] => US
[patent_app_date] => 2017-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694962
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694962 | MODULE, ELECTRONIC APPARATUS, AND WIRING BOARD | Sep 3, 2017 | Abandoned |
Array
(
[id] => 15535437
[patent_doc_number] => 20200060025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => PCB, PACKAGE STRUCTURE, TERMINAL, AND PCB PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/610418
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16610418
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/610418 | PCB, PACKAGE STRUCTURE, TERMINAL, AND PCB PROCESSING METHOD | Aug 30, 2017 | Abandoned |
Array
(
[id] => 13996107
[patent_doc_number] => 20190067211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE AND A METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/691053
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4360
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691053
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691053 | Semiconductor device package and a method of manufacturing the same | Aug 29, 2017 | Issued |
Array
(
[id] => 18892732
[patent_doc_number] => 11871524
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Component-incorporated substrate and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 16/328646
[patent_app_country] => US
[patent_app_date] => 2017-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 31
[patent_no_of_words] => 10579
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16328646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/328646 | Component-incorporated substrate and method for manufacturing same | Aug 20, 2017 | Issued |
Array
(
[id] => 12063441
[patent_doc_number] => 20170339785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-23
[patent_title] => 'METHOD OF MAKING AN ELECTRONIC DEVICE HAVING A LIQUID CRYSTAL POLYMER SOLDER MASK AND RELATED DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/673696
[patent_app_country] => US
[patent_app_date] => 2017-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2240
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15673696
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/673696 | Electronic device having a liquid crystal polymer solder mask and related devices | Aug 9, 2017 | Issued |
Array
(
[id] => 12190390
[patent_doc_number] => 20180049327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'PRINTED WIRING BOARD'
[patent_app_type] => utility
[patent_app_number] => 15/672498
[patent_app_country] => US
[patent_app_date] => 2017-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3402
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15672498
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/672498 | PRINTED WIRING BOARD | Aug 8, 2017 | Abandoned |
Array
(
[id] => 13602213
[patent_doc_number] => 20180352655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => PRINTED CIRCUIT BOARD ASSEMBLY AND ASSEMBLING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/667964
[patent_app_country] => US
[patent_app_date] => 2017-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6269
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15667964
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/667964 | Printed circuit board assembly and assembling method thereof | Aug 2, 2017 | Issued |
Array
(
[id] => 17972951
[patent_doc_number] => 11490513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Metal base circuit board and method of manufacturing the metal base circuit board
[patent_app_type] => utility
[patent_app_number] => 15/666540
[patent_app_country] => US
[patent_app_date] => 2017-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 8888
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15666540
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/666540 | Metal base circuit board and method of manufacturing the metal base circuit board | Jul 31, 2017 | Issued |