Ishwarbhai B. Patel

Array ( [id] => 8216324 [patent_doc_number] => 20120132460 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-31 [patent_title] => 'LAMINATED WIRING BOARD' [patent_app_type] => utility [patent_app_number] => 13/378110 [patent_app_country] => US [patent_app_date] => 2010-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5885 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13378110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8956309 [patent_doc_number] => 08502084 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-08-06 [patent_title] => 'Semiconductor package including power ball matrix and power ring having improved power integrity' [patent_app_type] => utility [patent_app_number] => 12/772385 [patent_app_country] => US [patent_app_date] => 2010-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 30 [patent_no_of_words] => 8847 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12772385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6425163 [patent_doc_number] => 20100277835 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-04 [patent_title] => 'PRINTED CIRCUIT BOARD AND MAGNETIC HEAD DRIVING DEVICE INCLUDING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/771500 [patent_app_country] => US [patent_app_date] => 2010-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6066 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0277/20100277835.pdf [firstpage_image] =>[orig_patent_app_number] => 12771500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7498099 [patent_doc_number] => 20110261539 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'ADHESIVE REINFORCED OPEN HOLE INTERCONNECT' [patent_app_type] => utility [patent_app_number] => 12/764854 [patent_app_country] => US [patent_app_date] => 2010-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2523 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0261/20110261539.pdf [firstpage_image] =>[orig_patent_app_number] => 12764854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6010006 [patent_doc_number] => 20110220403 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-15 [patent_title] => 'SIDE PACKAGED TYPE PRINTED CIRCUIT BOARD' [patent_app_type] => utility [patent_app_number] => 12/762093 [patent_app_country] => US [patent_app_date] => 2010-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3314 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20110220403.pdf [firstpage_image] =>[orig_patent_app_number] => 12762093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4600403 [patent_doc_number] => 07977581 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-12 [patent_title] => 'Shifted segment layout for differential signal traces to mitigate bundle weave effect' [patent_app_type] => utility [patent_app_number] => 12/757356 [patent_app_country] => US [patent_app_date] => 2010-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3598 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/977/07977581.pdf [firstpage_image] =>[orig_patent_app_number] => 12757356 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7479325 [patent_doc_number] => 20110232947 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'Structure of bridging electrode' [patent_app_type] => utility [patent_app_number] => 12/659874 [patent_app_country] => US [patent_app_date] => 2010-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 2731 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20110232947.pdf [firstpage_image] =>[orig_patent_app_number] => 12659874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6010003 [patent_doc_number] => 20110220400 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-15 [patent_title] => 'CAPACITOR-CIRCUIT BOARD INTERFACE FOR WELDING SYSTEM COMPONENTS' [patent_app_type] => utility [patent_app_number] => 12/724075 [patent_app_country] => US [patent_app_date] => 2010-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2755 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20110220400.pdf [firstpage_image] =>[orig_patent_app_number] => 12724075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6082400 [patent_doc_number] => 20110214912 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-08 [patent_title] => 'VIA STRUCTURE FOR MULTI-GIGAHERTZ SIGNALING' [patent_app_type] => utility [patent_app_number] => 12/717570 [patent_app_country] => US [patent_app_date] => 2010-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5253 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20110214912.pdf [firstpage_image] =>[orig_patent_app_number] => 12717570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6082398 [patent_doc_number] => 20110214911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-08 [patent_title] => 'CIRCUIT SYSTEM WITH LEADS AND METHOD OF MANUFACTURE THEREOF' [patent_app_type] => utility [patent_app_number] => 12/716271 [patent_app_country] => US [patent_app_date] => 2010-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5053 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20110214911.pdf [firstpage_image] =>[orig_patent_app_number] => 12716271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4624598 [patent_doc_number] => 08003897 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-23 [patent_title] => 'Printed wiring board' [patent_app_type] => utility [patent_app_number] => 12/713274 [patent_app_country] => US [patent_app_date] => 2010-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 14768 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/003/08003897.pdf [firstpage_image] =>[orig_patent_app_number] => 12713274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7519146 [patent_doc_number] => 07973249 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-05 [patent_title] => 'Multilayer printed wiring board' [patent_app_type] => utility [patent_app_number] => 12/713249 [patent_app_country] => US [patent_app_date] => 2010-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 26 [patent_no_of_words] => 9899 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/973/07973249.pdf [firstpage_image] =>[orig_patent_app_number] => 12713249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6395916 [patent_doc_number] => 20100147569 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'COMPONENT-EMBEDDED PRINTED WIRING BOARD' [patent_app_type] => utility [patent_app_number] => 12/709573 [patent_app_country] => US [patent_app_date] => 2010-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 11749 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20100147569.pdf [firstpage_image] =>[orig_patent_app_number] => 12709573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8921257 [patent_doc_number] => 08487194 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-16 [patent_title] => 'Circuit board including an embedded component' [patent_app_type] => utility [patent_app_number] => 12/702653 [patent_app_country] => US [patent_app_date] => 2010-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5538 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12702653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8625366 [patent_doc_number] => 08357861 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-22 [patent_title] => 'Circuit board, and chip package structure' [patent_app_type] => utility [patent_app_number] => 12/694539 [patent_app_country] => US [patent_app_date] => 2010-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 26 [patent_no_of_words] => 4007 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 293 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12694539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8435805 [patent_doc_number] => 08283573 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-09 [patent_title] => 'Multi-layer printed circuit board and method of manufacturing multilayer printed circuit board' [patent_app_type] => utility [patent_app_number] => 12/694322 [patent_app_country] => US [patent_app_date] => 2010-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 70 [patent_figures_cnt] => 70 [patent_no_of_words] => 31243 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 369 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12694322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6223461 [patent_doc_number] => 20100181101 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-22 [patent_title] => 'PRINTED CIRCUIT BOARD' [patent_app_type] => utility [patent_app_number] => 12/686533 [patent_app_country] => US [patent_app_date] => 2010-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4022 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20100181101.pdf [firstpage_image] =>[orig_patent_app_number] => 12686533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6445073 [patent_doc_number] => 20100104889 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-29 [patent_title] => 'METHOD TO DECREASE WARPAGE OF MULTI-LAYER SUBSTRATE AND STRUCTURE THEREOF' [patent_app_type] => utility [patent_app_number] => 12/651866 [patent_app_country] => US [patent_app_date] => 2010-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2768 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20100104889.pdf [firstpage_image] =>[orig_patent_app_number] => 12651866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4486586 [patent_doc_number] => 07902465 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-03-08 [patent_title] => 'Optimizing PCB power and ground connections for lead free solder processes' [patent_app_type] => utility [patent_app_number] => 12/651150 [patent_app_country] => US [patent_app_date] => 2009-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6236 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/902/07902465.pdf [firstpage_image] =>[orig_patent_app_number] => 12651150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9245715 [patent_doc_number] => 08609997 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-17 [patent_title] => 'Multilayer wiring substrate' [patent_app_type] => utility [patent_app_number] => 12/647859 [patent_app_country] => US [patent_app_date] => 2009-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 8056 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 399 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12647859 [rel_patent_id] =>[rel_patent_doc_number] =>)