Ishwarbhai B. Patel

Array ( [id] => 6592818 [patent_doc_number] => 20100032202 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'Wiring substrate, wiring material, copper-clad laminate, and method of manufacturing the wiring substrate' [patent_app_type] => utility [patent_app_number] => 11/658877 [patent_app_country] => US [patent_app_date] => 2006-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9185 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20100032202.pdf [firstpage_image] =>[orig_patent_app_number] => 11658877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 64692 [patent_doc_number] => 07759582 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-20 [patent_title] => 'Multilayer printed wiring board' [patent_app_type] => utility [patent_app_number] => 11/480851 [patent_app_country] => US [patent_app_date] => 2006-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 26 [patent_no_of_words] => 9839 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/759/07759582.pdf [firstpage_image] =>[orig_patent_app_number] => 11480851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5031023 [patent_doc_number] => 20070095562 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-03 [patent_title] => 'Flexible circuit board with reinforcing board' [patent_app_type] => utility [patent_app_number] => 11/476850 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1328 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20070095562.pdf [firstpage_image] =>[orig_patent_app_number] => 11476850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4639848 [patent_doc_number] => 08017875 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-13 [patent_title] => 'Printed wiring board' [patent_app_type] => utility [patent_app_number] => 11/476559 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 21 [patent_no_of_words] => 13110 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 293 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/017/08017875.pdf [firstpage_image] =>[orig_patent_app_number] => 11476559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5031788 [patent_doc_number] => 20070096327 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-03 [patent_title] => 'Printed wiring board' [patent_app_type] => utility [patent_app_number] => 11/476557 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 14735 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20070096327.pdf [firstpage_image] =>[orig_patent_app_number] => 11476557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5125953 [patent_doc_number] => 20070238224 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-11 [patent_title] => 'PRINTED CIRCUIT BOARD' [patent_app_type] => utility [patent_app_number] => 11/309151 [patent_app_country] => US [patent_app_date] => 2006-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 869 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20070238224.pdf [firstpage_image] =>[orig_patent_app_number] => 11309151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5138468 [patent_doc_number] => 20070000684 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'CIRCUIT BOARD AND VISUAL INSPECTION METHOD OF MOUNT POSITION OF ELECTRONIC COMPONENT' [patent_app_type] => utility [patent_app_number] => 11/427072 [patent_app_country] => US [patent_app_date] => 2006-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5199 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0000/20070000684.pdf [firstpage_image] =>[orig_patent_app_number] => 11427072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 591815 [patent_doc_number] => 07435913 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Slanted vias for electrical circuits on circuit boards and other substrates' [patent_app_type] => utility [patent_app_number] => 11/475479 [patent_app_country] => US [patent_app_date] => 2006-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3837 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/435/07435913.pdf [firstpage_image] =>[orig_patent_app_number] => 11475479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4471777 [patent_doc_number] => 07943855 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Flexible printed circuit board and electronic component assembly' [patent_app_type] => utility [patent_app_number] => 11/425442 [patent_app_country] => US [patent_app_date] => 2006-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1296 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/943/07943855.pdf [firstpage_image] =>[orig_patent_app_number] => 11425442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5227667 [patent_doc_number] => 20070289773 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'High speed interposer' [patent_app_type] => utility [patent_app_number] => 11/454896 [patent_app_country] => US [patent_app_date] => 2006-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6147 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20070289773.pdf [firstpage_image] =>[orig_patent_app_number] => 11454896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4562697 [patent_doc_number] => 07838779 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-23 [patent_title] => 'Wiring board, method for manufacturing same, and semiconductor package' [patent_app_type] => utility [patent_app_number] => 11/452933 [patent_app_country] => US [patent_app_date] => 2006-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 29 [patent_no_of_words] => 11331 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/838/07838779.pdf [firstpage_image] =>[orig_patent_app_number] => 11452933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4985417 [patent_doc_number] => 20070151754 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'Multilayer semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/447975 [patent_app_country] => US [patent_app_date] => 2006-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5249 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20070151754.pdf [firstpage_image] =>[orig_patent_app_number] => 11447975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5697002 [patent_doc_number] => 20060213686 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-28 [patent_title] => 'Cut Via Structure For And Manufacturing Method Of Connecting Separate Conductors' [patent_app_type] => utility [patent_app_number] => 11/422601 [patent_app_country] => US [patent_app_date] => 2006-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 3997 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0213/20060213686.pdf [firstpage_image] =>[orig_patent_app_number] => 11422601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5853986 [patent_doc_number] => 20060225919 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-12 [patent_title] => 'Plating buss and a method of use thereof' [patent_app_type] => utility [patent_app_number] => 11/447808 [patent_app_country] => US [patent_app_date] => 2006-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3142 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0225/20060225919.pdf [firstpage_image] =>[orig_patent_app_number] => 11447808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 915060 [patent_doc_number] => 07326860 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-05 [patent_title] => 'Routing vias in a substrate from bypass capacitor pads' [patent_app_type] => utility [patent_app_number] => 11/446669 [patent_app_country] => US [patent_app_date] => 2006-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 6133 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/326/07326860.pdf [firstpage_image] =>[orig_patent_app_number] => 11446669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5883675 [patent_doc_number] => 20060272850 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-07 [patent_title] => 'INTERLAYER CONNECTION CONDUCTOR AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/422164 [patent_app_country] => US [patent_app_date] => 2006-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8010 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0272/20060272850.pdf [firstpage_image] =>[orig_patent_app_number] => 11422164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7527713 [patent_doc_number] => 08044305 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-25 [patent_title] => 'Circuit board including hybrid via structures' [patent_app_type] => utility [patent_app_number] => 11/443763 [patent_app_country] => US [patent_app_date] => 2006-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3790 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/044/08044305.pdf [firstpage_image] =>[orig_patent_app_number] => 11443763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5007524 [patent_doc_number] => 20070278001 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-06 [patent_title] => 'Method and apparatus for a high frequency coaxial through hole via in multilayer printed circuit boards' [patent_app_type] => utility [patent_app_number] => 11/444943 [patent_app_country] => US [patent_app_date] => 2006-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 916 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20070278001.pdf [firstpage_image] =>[orig_patent_app_number] => 11444943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5007525 [patent_doc_number] => 20070278002 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-06 [patent_title] => 'Method and apparatus for a low thermal impedance printed circuit board assembly' [patent_app_type] => utility [patent_app_number] => 11/445031 [patent_app_country] => US [patent_app_date] => 2006-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1156 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20070278002.pdf [firstpage_image] =>[orig_patent_app_number] => 11445031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 827226 [patent_doc_number] => 07402894 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-22 [patent_title] => 'Integrated circuit carrier' [patent_app_type] => utility [patent_app_number] => 11/442400 [patent_app_country] => US [patent_app_date] => 2006-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 3272 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/402/07402894.pdf [firstpage_image] =>[orig_patent_app_number] => 11442400 [rel_patent_id] =>[rel_patent_doc_number] =>)