Ishwarbhai B. Patel

Array ( [id] => 529150 [patent_doc_number] => 07183492 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-27 [patent_title] => 'Multi-layer printed circuit with low noise' [patent_app_type] => utility [patent_app_number] => 11/055617 [patent_app_country] => US [patent_app_date] => 2005-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1361 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/183/07183492.pdf [firstpage_image] =>[orig_patent_app_number] => 11055617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 630647 [patent_doc_number] => 07132608 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-07 [patent_title] => 'Electronic device having side electrode, method of manufacturing the same, and apparatus using the same' [patent_app_type] => utility [patent_app_number] => 11/052817 [patent_app_country] => US [patent_app_date] => 2005-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 34 [patent_no_of_words] => 6707 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/132/07132608.pdf [firstpage_image] =>[orig_patent_app_number] => 11052817 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7592988 [patent_doc_number] => 07652213 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-26 [patent_title] => 'Internal conductor connection structure and multilayer substrate' [patent_app_type] => utility [patent_app_number] => 10/595259 [patent_app_country] => US [patent_app_date] => 2005-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 8274 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/652/07652213.pdf [firstpage_image] =>[orig_patent_app_number] => 10595259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4660379 [patent_doc_number] => 20080251286 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-16 [patent_title] => 'Method For Increasing a Routing Density For a Circuit Board and Such a Circuit Board' [patent_app_type] => utility [patent_app_number] => 10/588563 [patent_app_country] => US [patent_app_date] => 2005-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3949 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20080251286.pdf [firstpage_image] =>[orig_patent_app_number] => 10588563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7072753 [patent_doc_number] => 20050146019 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Wiring board, and electronic device with an electronic part mounted on a wiring board, as well as method of mounting an electronic part on a wiring board' [patent_app_type] => utility [patent_app_number] => 11/048861 [patent_app_country] => US [patent_app_date] => 2005-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 32 [patent_no_of_words] => 22161 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146019.pdf [firstpage_image] =>[orig_patent_app_number] => 11048861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5831648 [patent_doc_number] => 20060243478 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-02 [patent_title] => 'Multilayer printed wiring board' [patent_app_type] => utility [patent_app_number] => 10/564856 [patent_app_country] => US [patent_app_date] => 2005-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 39 [patent_no_of_words] => 29810 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0243/20060243478.pdf [firstpage_image] =>[orig_patent_app_number] => 10564856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9889276 [patent_doc_number] => 08975532 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-03-10 [patent_title] => 'Light-emitting diode arrangement for a high-power light-emitting diode and method for producing a light-emitting diode arrangement' [patent_app_type] => utility [patent_app_number] => 10/590744 [patent_app_country] => US [patent_app_date] => 2005-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3371 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10590744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 613026 [patent_doc_number] => 07148425 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-12 [patent_title] => 'Power plane system of high-speed digital circuit for suppressing ground bounce noise' [patent_app_type] => utility [patent_app_number] => 11/043605 [patent_app_country] => US [patent_app_date] => 2005-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 2994 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/148/07148425.pdf [firstpage_image] =>[orig_patent_app_number] => 11043605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7174732 [patent_doc_number] => 20050189140 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-01 [patent_title] => 'Chip package structure' [patent_app_type] => utility [patent_app_number] => 11/033065 [patent_app_country] => US [patent_app_date] => 2005-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3774 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20050189140.pdf [firstpage_image] =>[orig_patent_app_number] => 11033065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5204715 [patent_doc_number] => 20070026196 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'Laminated electronic component and method for producing the same' [patent_app_type] => utility [patent_app_number] => 10/549005 [patent_app_country] => US [patent_app_date] => 2005-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7053 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20070026196.pdf [firstpage_image] =>[orig_patent_app_number] => 10549005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5773524 [patent_doc_number] => 20060102700 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-18 [patent_title] => 'Printed circuit board having improved solder pad layout' [patent_app_type] => utility [patent_app_number] => 11/025161 [patent_app_country] => US [patent_app_date] => 2004-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 1869 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20060102700.pdf [firstpage_image] =>[orig_patent_app_number] => 11025161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5812110 [patent_doc_number] => 20060082984 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-20 [patent_title] => 'Cut via structure for and manufacturing method of connecting separate conductors' [patent_app_type] => utility [patent_app_number] => 11/023897 [patent_app_country] => US [patent_app_date] => 2004-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 3974 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20060082984.pdf [firstpage_image] =>[orig_patent_app_number] => 11023897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7183372 [patent_doc_number] => 20050161781 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'HYBRID INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 10/905245 [patent_app_country] => US [patent_app_date] => 2004-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6451 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20050161781.pdf [firstpage_image] =>[orig_patent_app_number] => 10905245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5213402 [patent_doc_number] => 20070102482 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'Assembly of a component mounted on a transfer surface' [patent_app_type] => utility [patent_app_number] => 10/582953 [patent_app_country] => US [patent_app_date] => 2004-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5193 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20070102482.pdf [firstpage_image] =>[orig_patent_app_number] => 10582953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7093826 [patent_doc_number] => 20050126818 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Multilayer wiring board' [patent_app_type] => utility [patent_app_number] => 11/012326 [patent_app_country] => US [patent_app_date] => 2004-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8133 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20050126818.pdf [firstpage_image] =>[orig_patent_app_number] => 11012326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7230169 [patent_doc_number] => 20050139055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-30 [patent_title] => 'Wired circuit board holding sheet and production method thereof' [patent_app_type] => utility [patent_app_number] => 11/011952 [patent_app_country] => US [patent_app_date] => 2004-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5299 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0139/20050139055.pdf [firstpage_image] =>[orig_patent_app_number] => 11011952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6918670 [patent_doc_number] => 20050096231 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-05 [patent_title] => 'Superconducting cable' [patent_app_type] => utility [patent_app_number] => 11/012623 [patent_app_country] => US [patent_app_date] => 2004-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5569 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20050096231.pdf [firstpage_image] =>[orig_patent_app_number] => 11012623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 404882 [patent_doc_number] => 07288715 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-30 [patent_title] => 'High-vacuum-maintaining structure of superconducting cable' [patent_app_type] => utility [patent_app_number] => 11/003655 [patent_app_country] => US [patent_app_date] => 2004-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2140 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/288/07288715.pdf [firstpage_image] =>[orig_patent_app_number] => 11003655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 888747 [patent_doc_number] => 07348496 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-25 [patent_title] => 'Circuit board with organic dielectric layer' [patent_app_type] => utility [patent_app_number] => 11/003956 [patent_app_country] => US [patent_app_date] => 2004-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4949 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/348/07348496.pdf [firstpage_image] =>[orig_patent_app_number] => 11003956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 915053 [patent_doc_number] => 07326857 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-05 [patent_title] => 'Method and structure for creating printed circuit boards with stepped thickness' [patent_app_type] => utility [patent_app_number] => 10/992399 [patent_app_country] => US [patent_app_date] => 2004-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1961 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/326/07326857.pdf [firstpage_image] =>[orig_patent_app_number] => 10992399 [rel_patent_id] =>[rel_patent_doc_number] =>)