Ishwarbhai B. Patel

Array ( [id] => 5048562 [patent_doc_number] => 20070029106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-08 [patent_title] => 'Multilayer printed wiring board' [patent_app_type] => utility [patent_app_number] => 10/551439 [patent_app_country] => US [patent_app_date] => 2004-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 13814 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20070029106.pdf [firstpage_image] =>[orig_patent_app_number] => 10551439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 569051 [patent_doc_number] => 07465885 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-16 [patent_title] => 'Circuit carrier and package structure thereof' [patent_app_type] => utility [patent_app_number] => 10/817580 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3456 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/465/07465885.pdf [firstpage_image] =>[orig_patent_app_number] => 10817580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 761626 [patent_doc_number] => 07012197 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-14 [patent_title] => 'Multi-layer printed circuit board and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/814804 [patent_app_country] => US [patent_app_date] => 2004-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5447 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012197.pdf [firstpage_image] =>[orig_patent_app_number] => 10814804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7435837 [patent_doc_number] => 20040194999 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Wiring board, method for manufacturing a wiring board and electronic equipment' [patent_app_type] => new [patent_app_number] => 10/816485 [patent_app_country] => US [patent_app_date] => 2004-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 17814 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20040194999.pdf [firstpage_image] =>[orig_patent_app_number] => 10816485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 609845 [patent_doc_number] => 07151229 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-19 [patent_title] => 'Printed circuit board with improved cooling of electrical component' [patent_app_type] => utility [patent_app_number] => 10/814041 [patent_app_country] => US [patent_app_date] => 2004-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 2994 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/151/07151229.pdf [firstpage_image] =>[orig_patent_app_number] => 10814041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 716760 [patent_doc_number] => 07053315 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-30 [patent_title] => 'Junction structure and junction method for conductive projection' [patent_app_type] => utility [patent_app_number] => 10/802188 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 6963 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/053/07053315.pdf [firstpage_image] =>[orig_patent_app_number] => 10802188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 524798 [patent_doc_number] => 07186925 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-06 [patent_title] => 'Electronic circuit device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/798398 [patent_app_country] => US [patent_app_date] => 2004-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3124 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/186/07186925.pdf [firstpage_image] =>[orig_patent_app_number] => 10798398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7323014 [patent_doc_number] => 20040251231 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-16 [patent_title] => 'Circuit board and manufacturing method of the same' [patent_app_type] => new [patent_app_number] => 10/798969 [patent_app_country] => US [patent_app_date] => 2004-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3242 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20040251231.pdf [firstpage_image] =>[orig_patent_app_number] => 10798969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 972390 [patent_doc_number] => 06936775 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'Selectively configurable circuit board' [patent_app_type] => utility [patent_app_number] => 10/793415 [patent_app_country] => US [patent_app_date] => 2004-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 6859 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/936/06936775.pdf [firstpage_image] =>[orig_patent_app_number] => 10793415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7415293 [patent_doc_number] => 20040182265 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Wiring substrate' [patent_app_type] => new [patent_app_number] => 10/787412 [patent_app_country] => US [patent_app_date] => 2004-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6040 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20040182265.pdf [firstpage_image] =>[orig_patent_app_number] => 10787412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7443541 [patent_doc_number] => 20040163846 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-26 [patent_title] => 'Printed circuit board employing lossy power distribution network to reduce power plane resonances' [patent_app_type] => new [patent_app_number] => 10/787571 [patent_app_country] => US [patent_app_date] => 2004-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 5429 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20040163846.pdf [firstpage_image] =>[orig_patent_app_number] => 10787571 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7047997 [patent_doc_number] => 20050183884 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-25 [patent_title] => 'Flexible printed circuit board' [patent_app_type] => utility [patent_app_number] => 10/786745 [patent_app_country] => US [patent_app_date] => 2004-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2553 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20050183884.pdf [firstpage_image] =>[orig_patent_app_number] => 10786745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7143340 [patent_doc_number] => 20040168824 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-02 [patent_title] => 'Circuit board having deformation interrupting section and circuit board forming method' [patent_app_type] => new [patent_app_number] => 10/784631 [patent_app_country] => US [patent_app_date] => 2004-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6517 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0168/20040168824.pdf [firstpage_image] =>[orig_patent_app_number] => 10784631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 609841 [patent_doc_number] => 07151225 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-19 [patent_title] => 'Superconducting cable and superconducting cable line using the same' [patent_app_type] => utility [patent_app_number] => 10/781718 [patent_app_country] => US [patent_app_date] => 2004-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5627 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/151/07151225.pdf [firstpage_image] =>[orig_patent_app_number] => 10781718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7131985 [patent_doc_number] => 20050178581 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-18 [patent_title] => 'Underfilling efficiency by modifying the substrate design of flip chips' [patent_app_type] => utility [patent_app_number] => 10/781169 [patent_app_country] => US [patent_app_date] => 2004-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1748 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20050178581.pdf [firstpage_image] =>[orig_patent_app_number] => 10781169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 453748 [patent_doc_number] => 07247800 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-24 [patent_title] => 'Module circuit board for semiconductor device having barriers to isolate I/O terminals from solder' [patent_app_type] => utility [patent_app_number] => 10/775232 [patent_app_country] => US [patent_app_date] => 2004-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 2586 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/247/07247800.pdf [firstpage_image] =>[orig_patent_app_number] => 10775232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 837208 [patent_doc_number] => 07394024 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-01 [patent_title] => 'Oxide superconductor current lead and method of manufacturing the same, and superconducting system' [patent_app_type] => utility [patent_app_number] => 10/771381 [patent_app_country] => US [patent_app_date] => 2004-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 24 [patent_no_of_words] => 25615 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/394/07394024.pdf [firstpage_image] =>[orig_patent_app_number] => 10771381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7411745 [patent_doc_number] => 20040159460 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-19 [patent_title] => 'Conductor structure' [patent_app_type] => new [patent_app_number] => 10/481252 [patent_app_country] => US [patent_app_date] => 2004-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6611 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 14 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20040159460.pdf [firstpage_image] =>[orig_patent_app_number] => 10481252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7228020 [patent_doc_number] => 20040156583 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-12 [patent_title] => 'Circuit board and circuit board connection structure' [patent_app_type] => new [patent_app_number] => 10/769763 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6975 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20040156583.pdf [firstpage_image] =>[orig_patent_app_number] => 10769763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7072148 [patent_doc_number] => 20050145414 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'Metal core multilayer printed wiring board' [patent_app_type] => utility [patent_app_number] => 10/508538 [patent_app_country] => US [patent_app_date] => 2004-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2343 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20050145414.pdf [firstpage_image] =>[orig_patent_app_number] => 10508538 [rel_patent_id] =>[rel_patent_doc_number] =>)