Ishwarbhai B. Patel

Array ( [id] => 1515871 [patent_doc_number] => 06420658 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Module circuit board for semiconductor device having barriers to isolate I/O terminals from solder' [patent_app_type] => B1 [patent_app_number] => 09/450504 [patent_app_country] => US [patent_app_date] => 1999-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 2507 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420658.pdf [firstpage_image] =>[orig_patent_app_number] => 09450504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7639924 [patent_doc_number] => 06395992 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Three-dimensional wiring board and electric insulating member for wiring board' [patent_app_type] => B1 [patent_app_number] => 09/449654 [patent_app_country] => US [patent_app_date] => 1999-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2683 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 7 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/395/06395992.pdf [firstpage_image] =>[orig_patent_app_number] => 09449654 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1508965 [patent_doc_number] => 06441313 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Printed circuit board employing lossy power distribution network to reduce power plane resonances' [patent_app_type] => B1 [patent_app_number] => 09/447513 [patent_app_country] => US [patent_app_date] => 1999-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 28 [patent_no_of_words] => 5323 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/441/06441313.pdf [firstpage_image] =>[orig_patent_app_number] => 09447513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4316704 [patent_doc_number] => 06316731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Method of forming a printed wiring board with compensation scales' [patent_app_type] => 1 [patent_app_number] => 9/442382 [patent_app_country] => US [patent_app_date] => 1999-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 7036 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316731.pdf [firstpage_image] =>[orig_patent_app_number] => 442382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4340085 [patent_doc_number] => 06333471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Sheet metal component for double pattern conduction and printed circuit board' [patent_app_type] => 1 [patent_app_number] => 9/441203 [patent_app_country] => US [patent_app_date] => 1999-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3584 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 253 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/333/06333471.pdf [firstpage_image] =>[orig_patent_app_number] => 441203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4325371 [patent_doc_number] => 06331678 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-18 [patent_title] => 'Reduction of blistering and delamination of high-temperature devices with metal film' [patent_app_type] => 1 [patent_app_number] => 9/429051 [patent_app_country] => US [patent_app_date] => 1999-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 21 [patent_no_of_words] => 5863 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/331/06331678.pdf [firstpage_image] =>[orig_patent_app_number] => 429051 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1587467 [patent_doc_number] => 06359233 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Printed circuit board multipack structure having internal gold fingers and multipack and printed circuit board formed therefrom, and methods of manufacture thereof' [patent_app_type] => B1 [patent_app_number] => 09/426758 [patent_app_country] => US [patent_app_date] => 1999-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 5357 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/359/06359233.pdf [firstpage_image] =>[orig_patent_app_number] => 09426758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1524702 [patent_doc_number] => 06353189 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-05 [patent_title] => 'Wiring board, wiring board fabrication method, and semiconductor package' [patent_app_type] => B1 [patent_app_number] => 09/403223 [patent_app_country] => US [patent_app_date] => 1999-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 31 [patent_no_of_words] => 18011 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/353/06353189.pdf [firstpage_image] =>[orig_patent_app_number] => 09403223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4375165 [patent_doc_number] => 06288343 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Printed circuit board' [patent_app_type] => 1 [patent_app_number] => 9/414818 [patent_app_country] => US [patent_app_date] => 1999-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2296 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 290 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288343.pdf [firstpage_image] =>[orig_patent_app_number] => 414818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4386212 [patent_doc_number] => 06294743 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Multilayer print circuit board and the production method of the multilayer print circuit board' [patent_app_type] => 1 [patent_app_number] => 9/413147 [patent_app_country] => US [patent_app_date] => 1999-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 5664 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/294/06294743.pdf [firstpage_image] =>[orig_patent_app_number] => 413147 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4386245 [patent_doc_number] => 06294744 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Multilayer print circuit board and the production method of the multilayer print circuit board' [patent_app_type] => 1 [patent_app_number] => 9/413146 [patent_app_country] => US [patent_app_date] => 1999-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 5660 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/294/06294744.pdf [firstpage_image] =>[orig_patent_app_number] => 413146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413239 [patent_doc_number] => 06229095 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Multilayer wiring board' [patent_app_type] => 1 [patent_app_number] => 9/408268 [patent_app_country] => US [patent_app_date] => 1999-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6200 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/229/06229095.pdf [firstpage_image] =>[orig_patent_app_number] => 408268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4409997 [patent_doc_number] => 06232562 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Hybrid integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 9/406717 [patent_app_country] => US [patent_app_date] => 1999-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2725 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/232/06232562.pdf [firstpage_image] =>[orig_patent_app_number] => 406717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4371874 [patent_doc_number] => 06274821 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Shock-resistive printed circuit board and electronic device including the same' [patent_app_type] => 1 [patent_app_number] => 9/396426 [patent_app_country] => US [patent_app_date] => 1999-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 21 [patent_no_of_words] => 5713 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/274/06274821.pdf [firstpage_image] =>[orig_patent_app_number] => 396426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1552360 [patent_doc_number] => 06399889 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Head interconnect circuit with alignment finger' [patent_app_type] => B1 [patent_app_number] => 09/394153 [patent_app_country] => US [patent_app_date] => 1999-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 2339 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/399/06399889.pdf [firstpage_image] =>[orig_patent_app_number] => 09394153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4316792 [patent_doc_number] => 06316737 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Making a connection between a component and a circuit board' [patent_app_type] => 1 [patent_app_number] => 9/393952 [patent_app_country] => US [patent_app_date] => 1999-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1255 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316737.pdf [firstpage_image] =>[orig_patent_app_number] => 393952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4371840 [patent_doc_number] => 06274819 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Method and article for the connection and repair of flex and other circuits' [patent_app_type] => 1 [patent_app_number] => 9/387808 [patent_app_country] => US [patent_app_date] => 1999-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2367 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/274/06274819.pdf [firstpage_image] =>[orig_patent_app_number] => 387808 [rel_patent_id] =>[rel_patent_doc_number] =>)