
Ishwarbhai B. Patel
Examiner (ID: 1775, Phone: (571)272-1933 , Office: P/2847 )
| Most Active Art Unit | 2847 |
| Art Unit(s) | 2827, 2847, 2835, 2841 |
| Total Applications | 1757 |
| Issued Applications | 1164 |
| Pending Applications | 46 |
| Abandoned Applications | 568 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4411782
[patent_doc_number] => 06239380
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-29
[patent_title] => 'Singulation methods and substrates for use with same'
[patent_app_type] => 1
[patent_app_number] => 9/382304
[patent_app_country] => US
[patent_app_date] => 1999-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 5010
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/239/06239380.pdf
[firstpage_image] =>[orig_patent_app_number] => 382304
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/382304 | Singulation methods and substrates for use with same | Aug 23, 1999 | Issued |
Array
(
[id] => 4375182
[patent_doc_number] => 06288344
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-11
[patent_title] => 'Integrated EMI shield utilizing a hybrid edge'
[patent_app_type] => 1
[patent_app_number] => 9/378407
[patent_app_country] => US
[patent_app_date] => 1999-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 2346
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/288/06288344.pdf
[firstpage_image] =>[orig_patent_app_number] => 378407
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/378407 | Integrated EMI shield utilizing a hybrid edge | Aug 19, 1999 | Issued |
Array
(
[id] => 4255943
[patent_doc_number] => 06207905
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-27
[patent_title] => 'Glass-ceramic composition, circuit substrate using the same and manufacture method thereof'
[patent_app_type] => 1
[patent_app_number] => 9/365028
[patent_app_country] => US
[patent_app_date] => 1999-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5614
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/207/06207905.pdf
[firstpage_image] =>[orig_patent_app_number] => 365028
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/365028 | Glass-ceramic composition, circuit substrate using the same and manufacture method thereof | Aug 1, 1999 | Issued |
Array
(
[id] => 1524698
[patent_doc_number] => 06353188
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-05
[patent_title] => 'Printed circuit assembly with flexible support'
[patent_app_type] => B1
[patent_app_number] => 09/365668
[patent_app_country] => US
[patent_app_date] => 1999-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1164
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/353/06353188.pdf
[firstpage_image] =>[orig_patent_app_number] => 09365668
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/365668 | Printed circuit assembly with flexible support | Aug 1, 1999 | Issued |
Array
(
[id] => 4308320
[patent_doc_number] => 06326558
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-04
[patent_title] => 'Part holder and electronic equipment using same'
[patent_app_type] => 1
[patent_app_number] => 9/354748
[patent_app_country] => US
[patent_app_date] => 1999-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2480
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/326/06326558.pdf
[firstpage_image] =>[orig_patent_app_number] => 354748
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/354748 | Part holder and electronic equipment using same | Jul 28, 1999 | Issued |
Array
(
[id] => 4276513
[patent_doc_number] => 06323435
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-27
[patent_title] => 'Low-impedance high-density deposited-on-laminate structures having reduced stress'
[patent_app_type] => 1
[patent_app_number] => 9/363959
[patent_app_country] => US
[patent_app_date] => 1999-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5353
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/323/06323435.pdf
[firstpage_image] =>[orig_patent_app_number] => 363959
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/363959 | Low-impedance high-density deposited-on-laminate structures having reduced stress | Jul 28, 1999 | Issued |
Array
(
[id] => 1486435
[patent_doc_number] => 06365840
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-02
[patent_title] => 'Electrical connecting device and electrical connecting method'
[patent_app_type] => B1
[patent_app_number] => 09/362057
[patent_app_country] => US
[patent_app_date] => 1999-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 6097
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/365/06365840.pdf
[firstpage_image] =>[orig_patent_app_number] => 09362057
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/362057 | Electrical connecting device and electrical connecting method | Jul 27, 1999 | Issued |
Array
(
[id] => 4386199
[patent_doc_number] => 06294742
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-25
[patent_title] => 'Apparatus and method for adapting surface mount solder pad for heat sink function'
[patent_app_type] => 1
[patent_app_number] => 9/363497
[patent_app_country] => US
[patent_app_date] => 1999-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2621
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/294/06294742.pdf
[firstpage_image] =>[orig_patent_app_number] => 363497
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/363497 | Apparatus and method for adapting surface mount solder pad for heat sink function | Jul 26, 1999 | Issued |
Array
(
[id] => 4264415
[patent_doc_number] => 06259038
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-10
[patent_title] => 'Semiconductor chip mounting board and method of inspecting the same mounting board'
[patent_app_type] => 1
[patent_app_number] => 9/358053
[patent_app_country] => US
[patent_app_date] => 1999-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 5633
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/259/06259038.pdf
[firstpage_image] =>[orig_patent_app_number] => 358053
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/358053 | Semiconductor chip mounting board and method of inspecting the same mounting board | Jul 20, 1999 | Issued |
Array
(
[id] => 4264450
[patent_doc_number] => 06259040
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-10
[patent_title] => 'Electrical printed circuit board and process'
[patent_app_type] => 1
[patent_app_number] => 9/356143
[patent_app_country] => US
[patent_app_date] => 1999-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1543
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/259/06259040.pdf
[firstpage_image] =>[orig_patent_app_number] => 356143
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/356143 | Electrical printed circuit board and process | Jul 18, 1999 | Issued |
Array
(
[id] => 4332185
[patent_doc_number] => 06320136
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-20
[patent_title] => 'Layered printed-circuit-board and module using the same'
[patent_app_type] => 1
[patent_app_number] => 9/354563
[patent_app_country] => US
[patent_app_date] => 1999-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 3729
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/320/06320136.pdf
[firstpage_image] =>[orig_patent_app_number] => 354563
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/354563 | Layered printed-circuit-board and module using the same | Jul 15, 1999 | Issued |
Array
(
[id] => 4308334
[patent_doc_number] => 06326559
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-04
[patent_title] => 'Multilayer printed wiring board and method for manufacturing same'
[patent_app_type] => 1
[patent_app_number] => 9/321644
[patent_app_country] => US
[patent_app_date] => 1999-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 62
[patent_no_of_words] => 7557
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/326/06326559.pdf
[firstpage_image] =>[orig_patent_app_number] => 321644
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/321644 | Multilayer printed wiring board and method for manufacturing same | May 27, 1999 | Issued |
Array
(
[id] => 4330310
[patent_doc_number] => 06329603
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-11
[patent_title] => 'Low CTE power and ground planes'
[patent_app_type] => 1
[patent_app_number] => 9/288051
[patent_app_country] => US
[patent_app_date] => 1999-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10132
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/329/06329603.pdf
[firstpage_image] =>[orig_patent_app_number] => 288051
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/288051 | Low CTE power and ground planes | Apr 6, 1999 | Issued |
Array
(
[id] => 4411814
[patent_doc_number] => 06239383
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-29
[patent_title] => 'Ball-grid array IC packaging frame'
[patent_app_type] => 1
[patent_app_number] => 9/286003
[patent_app_country] => US
[patent_app_date] => 1999-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 1837
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/239/06239383.pdf
[firstpage_image] =>[orig_patent_app_number] => 286003
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/286003 | Ball-grid array IC packaging frame | Apr 4, 1999 | Issued |
Array
(
[id] => 4413275
[patent_doc_number] => 06265672
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-24
[patent_title] => 'Multiple layer module structure for printed circuit board'
[patent_app_type] => 1
[patent_app_number] => 9/274290
[patent_app_country] => US
[patent_app_date] => 1999-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2188
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/265/06265672.pdf
[firstpage_image] =>[orig_patent_app_number] => 274290
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/274290 | Multiple layer module structure for printed circuit board | Mar 21, 1999 | Issued |
Array
(
[id] => 4364778
[patent_doc_number] => 06255602
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-03
[patent_title] => 'Multiple layer electrical interface'
[patent_app_type] => 1
[patent_app_number] => 9/270472
[patent_app_country] => US
[patent_app_date] => 1999-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 4384
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/255/06255602.pdf
[firstpage_image] =>[orig_patent_app_number] => 270472
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/270472 | Multiple layer electrical interface | Mar 14, 1999 | Issued |
Array
(
[id] => 4424200
[patent_doc_number] => 06225571
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-01
[patent_title] => 'Heatsink with high thermal conductivity dielectric'
[patent_app_type] => 1
[patent_app_number] => 9/252741
[patent_app_country] => US
[patent_app_date] => 1999-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3433
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/225/06225571.pdf
[firstpage_image] =>[orig_patent_app_number] => 252741
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/252741 | Heatsink with high thermal conductivity dielectric | Feb 18, 1999 | Issued |
Array
(
[id] => 4357714
[patent_doc_number] => 06291777
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Conductive feed-through for creating a surface electrode connection within a dielectric body and method of fabricating same'
[patent_app_type] => 1
[patent_app_number] => 9/251691
[patent_app_country] => US
[patent_app_date] => 1999-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2848
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/291/06291777.pdf
[firstpage_image] =>[orig_patent_app_number] => 251691
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/251691 | Conductive feed-through for creating a surface electrode connection within a dielectric body and method of fabricating same | Feb 16, 1999 | Issued |
Array
(
[id] => 4409790
[patent_doc_number] => 06271483
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-07
[patent_title] => 'Wiring board having vias'
[patent_app_type] => 1
[patent_app_number] => 9/202432
[patent_app_country] => US
[patent_app_date] => 1998-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 3693
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/271/06271483.pdf
[firstpage_image] =>[orig_patent_app_number] => 202432
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/202432 | Wiring board having vias | Dec 14, 1998 | Issued |
Array
(
[id] => 4275756
[patent_doc_number] => 06246010
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-12
[patent_title] => 'High density electronic package'
[patent_app_type] => 1
[patent_app_number] => 9/199693
[patent_app_country] => US
[patent_app_date] => 1998-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3831
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/246/06246010.pdf
[firstpage_image] =>[orig_patent_app_number] => 199693
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/199693 | High density electronic package | Nov 24, 1998 | Issued |