Ismael Izaguirre

Array ( [id] => 6398856 [patent_doc_number] => 20020036742 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-28 [patent_title] => ' LCD device having scanning lines and common lines' [patent_app_type] => new [patent_app_number] => 09/965566 [patent_app_country] => US [patent_app_date] => 2001-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 5390 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20020036742.pdf [firstpage_image] =>[orig_patent_app_number] => 09965566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5997233 [patent_doc_number] => 20020027289 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-07 [patent_title] => 'Semiconductor device with an improved bonding pad structure and method of bonding bonding wires to bonding pads' [patent_app_type] => new [patent_app_number] => 09/941622 [patent_app_country] => US [patent_app_date] => 2001-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8870 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20020027289.pdf [firstpage_image] =>[orig_patent_app_number] => 09941622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6998448 [patent_doc_number] => 20010052626 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Method for fabricating dual-gate structure' [patent_app_type] => new [patent_app_number] => 09/938349 [patent_app_country] => US [patent_app_date] => 2001-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3262 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20010052626.pdf [firstpage_image] =>[orig_patent_app_number] => 09938349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1453531 [patent_doc_number] => 06461926 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-08 [patent_title] => 'Circuit and method for a memory cell using reverse base current effect' [patent_app_type] => B2 [patent_app_number] => 09/934461 [patent_app_country] => US [patent_app_date] => 2001-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 5045 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/461/06461926.pdf [firstpage_image] =>[orig_patent_app_number] => 09934461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1600414 [patent_doc_number] => 06475884 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-11-05 [patent_title] => 'Devices and methods for addressing optical edge effects in connection with etched trenches' [patent_app_type] => B2 [patent_app_number] => 09/924855 [patent_app_country] => US [patent_app_date] => 2001-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4304 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/475/06475884.pdf [firstpage_image] =>[orig_patent_app_number] => 09924855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5801586 [patent_doc_number] => 20020009829 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-24 [patent_title] => 'Surface treatment of darc films to reduce defects in subsequent cap layers' [patent_app_type] => new [patent_app_number] => 09/924759 [patent_app_country] => US [patent_app_date] => 2001-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3422 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20020009829.pdf [firstpage_image] =>[orig_patent_app_number] => 09924759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6884928 [patent_doc_number] => 20010039090 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-08 [patent_title] => 'Structure of capacitor and method for fabricating the same' [patent_app_type] => new [patent_app_number] => 09/905881 [patent_app_country] => US [patent_app_date] => 2001-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3715 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20010039090.pdf [firstpage_image] =>[orig_patent_app_number] => 09905881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7064937 [patent_doc_number] => 20010044174 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-22 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => new [patent_app_number] => 09/904513 [patent_app_country] => US [patent_app_date] => 2001-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3079 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20010044174.pdf [firstpage_image] =>[orig_patent_app_number] => 09904513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1189935 [patent_doc_number] => 06734522 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Transistor' [patent_app_type] => B2 [patent_app_number] => 09/895082 [patent_app_country] => US [patent_app_date] => 2001-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 2953 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734522.pdf [firstpage_image] =>[orig_patent_app_number] => 09895082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6686336 [patent_doc_number] => 20030030059 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Organic light emitting diode devices using thermostable hole-injection and hole-transport compounds' [patent_app_type] => new [patent_app_number] => 09/894502 [patent_app_country] => US [patent_app_date] => 2001-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7250 [patent_no_of_claims] => 81 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20030030059.pdf [firstpage_image] =>[orig_patent_app_number] => 09894502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6153769 [patent_doc_number] => 20020145141 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-10 [patent_title] => 'Gate-overlapped lightly doped drain polysilicon thin film transistor' [patent_app_type] => new [patent_app_number] => 09/892232 [patent_app_country] => US [patent_app_date] => 2001-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1700 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20020145141.pdf [firstpage_image] =>[orig_patent_app_number] => 09892232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6458927 [patent_doc_number] => 20020020857 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-21 [patent_title] => 'Gate array layout for interconnect' [patent_app_type] => new [patent_app_number] => 09/887821 [patent_app_country] => US [patent_app_date] => 2001-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4669 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20020020857.pdf [firstpage_image] =>[orig_patent_app_number] => 09887821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7625108 [patent_doc_number] => 06724062 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-20 [patent_title] => 'Semiconductor energy detector' [patent_app_type] => B2 [patent_app_number] => 09/886110 [patent_app_country] => US [patent_app_date] => 2001-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 8774 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/724/06724062.pdf [firstpage_image] =>[orig_patent_app_number] => 09886110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6091973 [patent_doc_number] => 20020050602 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-02 [patent_title] => 'Semiconductor device having diode for input protection circuit of MOS structure device' [patent_app_type] => new [patent_app_number] => 09/883201 [patent_app_country] => US [patent_app_date] => 2001-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 11091 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20020050602.pdf [firstpage_image] =>[orig_patent_app_number] => 09883201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6998447 [patent_doc_number] => 20010052625 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Semiconductor memory device and manufacturing method therefor' [patent_app_type] => new [patent_app_number] => 09/883702 [patent_app_country] => US [patent_app_date] => 2001-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2954 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20010052625.pdf [firstpage_image] =>[orig_patent_app_number] => 09883702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6141759 [patent_doc_number] => 20020001906 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-03 [patent_title] => 'Method of manufacturing a gate in a semiconductor device' [patent_app_type] => new [patent_app_number] => 09/882103 [patent_app_country] => US [patent_app_date] => 2001-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1829 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20020001906.pdf [firstpage_image] =>[orig_patent_app_number] => 09882103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6998457 [patent_doc_number] => 20010052635 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 09/879120 [patent_app_country] => US [patent_app_date] => 2001-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2929 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20010052635.pdf [firstpage_image] =>[orig_patent_app_number] => 09879120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6028684 [patent_doc_number] => 20020017661 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-14 [patent_title] => 'Charge transfer apparatus' [patent_app_type] => new [patent_app_number] => 09/875010 [patent_app_country] => US [patent_app_date] => 2001-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8020 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20020017661.pdf [firstpage_image] =>[orig_patent_app_number] => 09875010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6409336 [patent_doc_number] => 20020182856 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Method for forming a contact window with low resistance' [patent_app_type] => new [patent_app_number] => 09/872304 [patent_app_country] => US [patent_app_date] => 2001-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1422 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20020182856.pdf [firstpage_image] =>[orig_patent_app_number] => 09872304 [rel_patent_id] =>[rel_patent_doc_number] =>)