Ismael Izaguirre
Examiner (ID: 9451, Phone: (571)272-4987 , Office: P/3765 )
Most Active Art Unit | 3765 |
Art Unit(s) | 3408, 3765, 2899, 3741, 3732, 2407, 3742 |
Total Applications | 3421 |
Issued Applications | 2979 |
Pending Applications | 110 |
Abandoned Applications | 332 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10934637
[patent_doc_number] => 20140337658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'FREQUENCY EXECUTION MONITORING'
[patent_app_type] => utility
[patent_app_number] => 14/272120
[patent_app_country] => US
[patent_app_date] => 2014-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3183
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14272120
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/272120 | Frequency execution monitoring in a real-time embedded system | May 6, 2014 | Issued |
Array
(
[id] => 10645126
[patent_doc_number] => 09361999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-07
[patent_title] => 'Data storage device and error correction method capable of adjusting voltage distribution'
[patent_app_type] => utility
[patent_app_number] => 14/271897
[patent_app_country] => US
[patent_app_date] => 2014-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5339
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14271897
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/271897 | Data storage device and error correction method capable of adjusting voltage distribution | May 6, 2014 | Issued |
Array
(
[id] => 11924590
[patent_doc_number] => 09792173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-17
[patent_title] => 'Interface control circuit, memory system, and method of controlling an interface control circuit'
[patent_app_type] => utility
[patent_app_number] => 14/271732
[patent_app_country] => US
[patent_app_date] => 2014-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 21267
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14271732
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/271732 | Interface control circuit, memory system, and method of controlling an interface control circuit | May 6, 2014 | Issued |
Array
(
[id] => 10439254
[patent_doc_number] => 20150324265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'TESTING I/O TIMING DEFECTS FOR HIGH PIN COUNT, NON-CONTACT INTERFACES'
[patent_app_type] => utility
[patent_app_number] => 14/270503
[patent_app_country] => US
[patent_app_date] => 2014-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12054
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14270503
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/270503 | Testing I/O timing defects for high pin count, non-contact interfaces | May 5, 2014 | Issued |
Array
(
[id] => 11232768
[patent_doc_number] => 09459997
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-04
[patent_title] => 'Error injection and error counting during memory scrubbing operations'
[patent_app_type] => utility
[patent_app_number] => 14/266984
[patent_app_country] => US
[patent_app_date] => 2014-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6652
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14266984
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/266984 | Error injection and error counting during memory scrubbing operations | Apr 30, 2014 | Issued |
Array
(
[id] => 10401519
[patent_doc_number] => 20150286528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'ERROR CORRECTION CODE (ECC) SELECTION IN NAND FLASH CONTROLLERS WITH MULTIPLE ERROR CORRECTION CODES'
[patent_app_type] => utility
[patent_app_number] => 14/264419
[patent_app_country] => US
[patent_app_date] => 2014-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7773
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14264419
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/264419 | Error correction code (ECC) selection using probability density functions of error correction capability in storage controllers with multiple error correction codes | Apr 28, 2014 | Issued |
Array
(
[id] => 11193380
[patent_doc_number] => 09424195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-23
[patent_title] => 'Dynamic remapping of cache lines'
[patent_app_type] => utility
[patent_app_number] => 14/253785
[patent_app_country] => US
[patent_app_date] => 2014-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7136
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14253785
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/253785 | Dynamic remapping of cache lines | Apr 14, 2014 | Issued |
Array
(
[id] => 11280411
[patent_doc_number] => 09496897
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-15
[patent_title] => 'Methods and apparatus for generating authenticated error correcting codes'
[patent_app_type] => utility
[patent_app_number] => 14/230655
[patent_app_country] => US
[patent_app_date] => 2014-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 11914
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14230655
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/230655 | Methods and apparatus for generating authenticated error correcting codes | Mar 30, 2014 | Issued |
Array
(
[id] => 11570404
[patent_doc_number] => 20170109048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'MEMORY UNIT WITH DATA SEGMENT INFORMATION IN HEADER'
[patent_app_type] => utility
[patent_app_number] => 15/128476
[patent_app_country] => US
[patent_app_date] => 2014-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2390
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15128476
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/128476 | MEMORY UNIT WITH DATA SEGMENT INFORMATION IN HEADER | Mar 30, 2014 | Abandoned |
Array
(
[id] => 14037471
[patent_doc_number] => 10230501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-12
[patent_title] => Technique for storing softbits
[patent_app_type] => utility
[patent_app_number] => 15/117809
[patent_app_country] => US
[patent_app_date] => 2014-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 8425
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15117809
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/117809 | Technique for storing softbits | Feb 13, 2014 | Issued |
Array
(
[id] => 10395853
[patent_doc_number] => 20150280861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'CONTROL DEVICE AND METHOD FOR USE IN A BROADCAST SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/437417
[patent_app_country] => US
[patent_app_date] => 2013-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 14845
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14437417
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/437417 | Broadcast system and method for error correction using redundant data | Nov 21, 2013 | Issued |
Array
(
[id] => 12173845
[patent_doc_number] => 09891989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-13
[patent_title] => 'Storage apparatus, storage system, and storage apparatus control method for updating stored data stored in nonvolatile memory'
[patent_app_type] => utility
[patent_app_number] => 14/769205
[patent_app_country] => US
[patent_app_date] => 2013-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 15025
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 385
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14769205
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/769205 | Storage apparatus, storage system, and storage apparatus control method for updating stored data stored in nonvolatile memory | Oct 10, 2013 | Issued |
Array
(
[id] => 9214002
[patent_doc_number] => 20140013179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'TRANSMISSION DELAY DIFFERENCE CORRECTION METHOD, COMMUNICATION DEVICE, AND COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/026619
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 23264
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14026619
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/026619 | TRANSMISSION DELAY DIFFERENCE CORRECTION METHOD, COMMUNICATION DEVICE, AND COMMUNICATION SYSTEM | Sep 12, 2013 | Abandoned |
Array
(
[id] => 9398556
[patent_doc_number] => 20140095962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-03
[patent_title] => 'SEMICONDUCTOR DEVICE AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/963692
[patent_app_country] => US
[patent_app_date] => 2013-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3117
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13963692
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/963692 | SEMICONDUCTOR DEVICE AND OPERATING METHOD THEREOF | Aug 8, 2013 | Abandoned |
Array
(
[id] => 9746075
[patent_doc_number] => 20140281794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'ERROR CORRECTION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/963125
[patent_app_country] => US
[patent_app_date] => 2013-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 10435
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13963125
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/963125 | ERROR CORRECTION CIRCUIT | Aug 8, 2013 | Abandoned |
Array
(
[id] => 9637175
[patent_doc_number] => 20140215284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-31
[patent_title] => 'DYNAMIC SCALING PROCESSOR DEVICE AND PROCESSING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/960317
[patent_app_country] => US
[patent_app_date] => 2013-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6564
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13960317
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/960317 | DYNAMIC SCALING PROCESSOR DEVICE AND PROCESSING METHOD THEREOF | Aug 5, 2013 | Abandoned |
Array
(
[id] => 9814590
[patent_doc_number] => 20150026536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'Data Decoder With Trapping Set Flip Bit Mapper'
[patent_app_type] => utility
[patent_app_number] => 13/958162
[patent_app_country] => US
[patent_app_date] => 2013-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9809
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13958162
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/958162 | Data decoder with trapping set flip bit mapper | Aug 1, 2013 | Issued |
Array
(
[id] => 9859958
[patent_doc_number] => 20150039976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-05
[patent_title] => 'Efficient Error Correction of Multi-Bit Errors'
[patent_app_type] => utility
[patent_app_number] => 13/958047
[patent_app_country] => US
[patent_app_date] => 2013-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 18740
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13958047
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/958047 | Efficient error correction of multi-bit errors | Aug 1, 2013 | Issued |
Array
(
[id] => 9308627
[patent_doc_number] => 20140047301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND A METHOD THEREIN'
[patent_app_type] => utility
[patent_app_number] => 13/957615
[patent_app_country] => US
[patent_app_date] => 2013-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5308
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13957615
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/957615 | SEMICONDUCTOR MEMORY DEVICE AND A METHOD THEREIN | Aug 1, 2013 | Abandoned |
Array
(
[id] => 11803059
[patent_doc_number] => 09543986
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'Communication device for uplink transmission with encoded information bits and method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/957151
[patent_app_country] => US
[patent_app_date] => 2013-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4828
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13957151
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/957151 | Communication device for uplink transmission with encoded information bits and method thereof | Jul 31, 2013 | Issued |