Ismael Izaguirre
Examiner (ID: 255, Phone: (571)272-4987 , Office: P/3765 )
Most Active Art Unit | 3765 |
Art Unit(s) | 2899, 3741, 3732, 2407, 3765, 3742, 3408 |
Total Applications | 3433 |
Issued Applications | 2991 |
Pending Applications | 109 |
Abandoned Applications | 333 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6900113
[patent_doc_number] => 20010009789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-26
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => new
[patent_app_number] => 09/777453
[patent_app_country] => US
[patent_app_date] => 2001-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 19272
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20010009789.pdf
[firstpage_image] =>[orig_patent_app_number] => 09777453
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/777453 | Semiconductor device and manufacturing method thereof | Feb 7, 2001 | Issued |
Array
(
[id] => 6877248
[patent_doc_number] => 20010002734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-06-07
[patent_title] => 'Selectively coating bond pads'
[patent_app_type] => new-utility
[patent_app_number] => 09/769976
[patent_app_country] => US
[patent_app_date] => 2001-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1645
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0002/20010002734.pdf
[firstpage_image] =>[orig_patent_app_number] => 09769976
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/769976 | Selectively coating bond pads | Jan 24, 2001 | Abandoned |
Array
(
[id] => 1245683
[patent_doc_number] => 06677202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-13
[patent_title] => 'Power MOS device with increased channel width and process for forming same'
[patent_app_type] => B2
[patent_app_number] => 09/765177
[patent_app_country] => US
[patent_app_date] => 2001-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 1914
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/677/06677202.pdf
[firstpage_image] =>[orig_patent_app_number] => 09765177
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/765177 | Power MOS device with increased channel width and process for forming same | Jan 17, 2001 | Issued |
Array
(
[id] => 6900116
[patent_doc_number] => 20010009792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-26
[patent_title] => 'Reduced gate length transistor structures and methods for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 09/764731
[patent_app_country] => US
[patent_app_date] => 2001-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6879
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20010009792.pdf
[firstpage_image] =>[orig_patent_app_number] => 09764731
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/764731 | Reduced gate length transistor structures and methods for fabricating the same | Jan 15, 2001 | Abandoned |
Array
(
[id] => 6902167
[patent_doc_number] => 20010001076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-10
[patent_title] => 'Semiconductor device with no step between well regions'
[patent_app_type] => new-utility
[patent_app_number] => 09/758313
[patent_app_country] => US
[patent_app_date] => 2001-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4295
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20010001076.pdf
[firstpage_image] =>[orig_patent_app_number] => 09758313
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/758313 | Semiconductor device with no step between well regions | Jan 11, 2001 | Abandoned |
Array
(
[id] => 5874057
[patent_doc_number] => 20020048882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-25
[patent_title] => 'METHOD OF FABRICATING MEMORY CELL STRUCTURE OF FLASH MEMORY HAVING ANNULAR FLOATING GATE'
[patent_app_type] => new
[patent_app_number] => 09/758310
[patent_app_country] => US
[patent_app_date] => 2001-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2994
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20020048882.pdf
[firstpage_image] =>[orig_patent_app_number] => 09758310
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/758310 | Method of fabricating memory cell structure of flash memory having annular floating gate | Jan 11, 2001 | Issued |
Array
(
[id] => 1385732
[patent_doc_number] => 06548355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-04-15
[patent_title] => 'EEPROM memory cell and corresponding manufacturing method'
[patent_app_type] => B2
[patent_app_number] => 09/760069
[patent_app_country] => US
[patent_app_date] => 2001-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 2477
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/548/06548355.pdf
[firstpage_image] =>[orig_patent_app_number] => 09760069
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/760069 | EEPROM memory cell and corresponding manufacturing method | Jan 10, 2001 | Issued |
Array
(
[id] => 7051964
[patent_doc_number] => 20010001296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-17
[patent_title] => 'Method of making MOS transistor for high-speed operation'
[patent_app_type] => new-utility
[patent_app_number] => 09/757747
[patent_app_country] => US
[patent_app_date] => 2001-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1994
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20010001296.pdf
[firstpage_image] =>[orig_patent_app_number] => 09757747
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/757747 | Method of making MOS transistor for high-speed operation | Jan 9, 2001 | Abandoned |
Array
(
[id] => 7117948
[patent_doc_number] => 20010001497
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-24
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => new-utility
[patent_app_number] => 09/756402
[patent_app_country] => US
[patent_app_date] => 2001-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4583
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20010001497.pdf
[firstpage_image] =>[orig_patent_app_number] => 09756402
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/756402 | Semiconductor device and method for manufacturing the same | Jan 7, 2001 | Abandoned |
Array
(
[id] => 6907609
[patent_doc_number] => 20010010376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-02
[patent_title] => 'Base current reversal SRAM memory cell and method'
[patent_app_type] => new
[patent_app_number] => 09/757683
[patent_app_country] => US
[patent_app_date] => 2001-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4795
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20010010376.pdf
[firstpage_image] =>[orig_patent_app_number] => 09757683
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/757683 | Base current reversal SRAM memory cell and method | Jan 7, 2001 | Issued |
Array
(
[id] => 6902163
[patent_doc_number] => 20010001072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-10
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => new-utility
[patent_app_number] => 09/753561
[patent_app_country] => US
[patent_app_date] => 2001-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8296
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20010001072.pdf
[firstpage_image] =>[orig_patent_app_number] => 09753561
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/753561 | Semiconductor device and method of manufacturing the same | Jan 3, 2001 | Issued |
Array
(
[id] => 1188814
[patent_doc_number] => 06734045
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-11
[patent_title] => 'Lossy RF shield for integrated circuits'
[patent_app_type] => B2
[patent_app_number] => 09/753703
[patent_app_country] => US
[patent_app_date] => 2001-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2633
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/734/06734045.pdf
[firstpage_image] =>[orig_patent_app_number] => 09753703
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/753703 | Lossy RF shield for integrated circuits | Jan 2, 2001 | Issued |
Array
(
[id] => 6902006
[patent_doc_number] => 20010000915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-10
[patent_title] => 'Mechanically-stabilized area-array device package'
[patent_app_type] => new-utility
[patent_app_number] => 09/749422
[patent_app_country] => US
[patent_app_date] => 2000-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4476
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0000/20010000915.pdf
[firstpage_image] =>[orig_patent_app_number] => 09749422
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/749422 | Mechanically-stabilized area-array device package | Dec 27, 2000 | Issued |
Array
(
[id] => 6875531
[patent_doc_number] => 20010000624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-03
[patent_title] => 'Microelectronic devices including ferroelectric capacitors with lower electrodes extending into contact holes and related methods'
[patent_app_type] => new-utility
[patent_app_number] => 09/747466
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3451
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0000/20010000624.pdf
[firstpage_image] =>[orig_patent_app_number] => 09747466
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/747466 | Microelectronic devices including ferroelectric capacitors with lower electrodes extending into contact holes and related methods | Dec 21, 2000 | Abandoned |
Array
(
[id] => 6893072
[patent_doc_number] => 20010015438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-23
[patent_title] => 'Low temperature thin film transistor fabrication'
[patent_app_type] => new
[patent_app_number] => 09/740721
[patent_app_country] => US
[patent_app_date] => 2000-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4694
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20010015438.pdf
[firstpage_image] =>[orig_patent_app_number] => 09740721
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/740721 | Low temperature thin film transistor fabrication | Dec 17, 2000 | Abandoned |
Array
(
[id] => 1440042
[patent_doc_number] => 06495421
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-17
[patent_title] => 'Manufacture of semiconductor material and devices using that material'
[patent_app_type] => B2
[patent_app_number] => 09/738921
[patent_app_country] => US
[patent_app_date] => 2000-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 5837
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/495/06495421.pdf
[firstpage_image] =>[orig_patent_app_number] => 09738921
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/738921 | Manufacture of semiconductor material and devices using that material | Dec 13, 2000 | Issued |
Array
(
[id] => 1043652
[patent_doc_number] => 06867085
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-15
[patent_title] => 'Insulated gate semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 09/736724
[patent_app_country] => US
[patent_app_date] => 2000-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 39
[patent_no_of_words] => 12015
[patent_no_of_claims] => 69
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/867/06867085.pdf
[firstpage_image] =>[orig_patent_app_number] => 09736724
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/736724 | Insulated gate semiconductor device and method of manufacturing the same | Dec 12, 2000 | Issued |
Array
(
[id] => 6875210
[patent_doc_number] => 20010000413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-04-26
[patent_title] => 'PNP lateral bipolar electronic device'
[patent_app_type] => new-utility
[patent_app_number] => 09/735231
[patent_app_country] => US
[patent_app_date] => 2000-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2455
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0000/20010000413.pdf
[firstpage_image] =>[orig_patent_app_number] => 09735231
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/735231 | PNP lateral bipolar electronic device | Dec 10, 2000 | Abandoned |
Array
(
[id] => 6883982
[patent_doc_number] => 20010038137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-08
[patent_title] => 'Device isolation for semiconductor devices'
[patent_app_type] => new
[patent_app_number] => 09/733418
[patent_app_country] => US
[patent_app_date] => 2000-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3142
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20010038137.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733418
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733418 | Device isolation for semiconductor devices | Dec 7, 2000 | Abandoned |
Array
(
[id] => 1561105
[patent_doc_number] => 06362050
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-26
[patent_title] => 'Method for forming a non-volatile memory cell that eliminates substrate trenching'
[patent_app_type] => B1
[patent_app_number] => 09/732381
[patent_app_country] => US
[patent_app_date] => 2000-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 3562
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/362/06362050.pdf
[firstpage_image] =>[orig_patent_app_number] => 09732381
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/732381 | Method for forming a non-volatile memory cell that eliminates substrate trenching | Dec 6, 2000 | Issued |