
Jack Cooper
Examiner (ID: 2250)
| Most Active Art Unit | 1103 |
| Art Unit(s) | 1108, 1111, 1107, 1103, 1109 |
| Total Applications | 844 |
| Issued Applications | 585 |
| Pending Applications | 2 |
| Abandoned Applications | 257 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8194779
[patent_doc_number] => 08185773
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-22
[patent_title] => 'Processor system employing a signal acquisition managing device and signal acquisition managing device'
[patent_app_type] => utility
[patent_app_number] => 12/347388
[patent_app_country] => US
[patent_app_date] => 2008-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5402
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/185/08185773.pdf
[firstpage_image] =>[orig_patent_app_number] => 12347388
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/347388 | Processor system employing a signal acquisition managing device and signal acquisition managing device | Dec 30, 2008 | Issued |
Array
(
[id] => 5286606
[patent_doc_number] => 20090100281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-16
[patent_title] => 'COMMUNICATION DEVICE AND COMMUNICATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/336607
[patent_app_country] => US
[patent_app_date] => 2008-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6478
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20090100281.pdf
[firstpage_image] =>[orig_patent_app_number] => 12336607
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/336607 | COMMUNICATION DEVICE AND COMMUNICATION METHOD | Dec 16, 2008 | Abandoned |
Array
(
[id] => 5437867
[patent_doc_number] => 20090172454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'INFORMATION RECORDING DEVICE AND INFORMATION RECORDING METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/206270
[patent_app_country] => US
[patent_app_date] => 2008-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5533
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20090172454.pdf
[firstpage_image] =>[orig_patent_app_number] => 12206270
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/206270 | INFORMATION RECORDING DEVICE AND INFORMATION RECORDING METHOD | Sep 7, 2008 | Abandoned |
Array
(
[id] => 6620056
[patent_doc_number] => 20100064147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'PROFILE DRIVEN ELECTRICAL COMPONENT COMMAND INTERFACE'
[patent_app_type] => utility
[patent_app_number] => 12/206411
[patent_app_country] => US
[patent_app_date] => 2008-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4280
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20100064147.pdf
[firstpage_image] =>[orig_patent_app_number] => 12206411
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/206411 | PROFILE DRIVEN ELECTRICAL COMPONENT COMMAND INTERFACE | Sep 7, 2008 | Abandoned |
Array
(
[id] => 6620186
[patent_doc_number] => 20100064162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'TECHNIQUES TO MANAGE OPERATIONAL PARAMETERS FOR A PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 12/205317
[patent_app_country] => US
[patent_app_date] => 2008-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6719
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20100064162.pdf
[firstpage_image] =>[orig_patent_app_number] => 12205317
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/205317 | Techniques to manage operational parameters for a processor | Sep 4, 2008 | Issued |
Array
(
[id] => 8837184
[patent_doc_number] => 08452953
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-28
[patent_title] => 'Insulin pump programming software for selectively modifying configuration data'
[patent_app_type] => utility
[patent_app_number] => 12/205600
[patent_app_country] => US
[patent_app_date] => 2008-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9998
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12205600
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/205600 | Insulin pump programming software for selectively modifying configuration data | Sep 4, 2008 | Issued |
Array
(
[id] => 6620106
[patent_doc_number] => 20100064154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'OPERATING SYSTEM (OS) VIRTUALISATION AND PROCESSOR UTILIZATION THRESHOLDS FOR MINIMIZING POWER CONSUMPTION IN MOBILE PHONES'
[patent_app_type] => utility
[patent_app_number] => 12/205012
[patent_app_country] => US
[patent_app_date] => 2008-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6189
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20100064154.pdf
[firstpage_image] =>[orig_patent_app_number] => 12205012
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/205012 | Operating system (OS) virtualisation and processor utilization thresholds for minimizing power consumption in mobile phones | Sep 4, 2008 | Issued |
Array
(
[id] => 6228035
[patent_doc_number] => 20100058274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'FLEXIBLE HARDWARE UPGRADE MECHANISM FOR DATA COMMUNICATIONS EQUIPMENT'
[patent_app_type] => utility
[patent_app_number] => 12/204569
[patent_app_country] => US
[patent_app_date] => 2008-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3443
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20100058274.pdf
[firstpage_image] =>[orig_patent_app_number] => 12204569
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/204569 | FLEXIBLE HARDWARE UPGRADE MECHANISM FOR DATA COMMUNICATIONS EQUIPMENT | Sep 3, 2008 | Abandoned |
Array
(
[id] => 6227460
[patent_doc_number] => 20100057987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'Method and System for Upgrading Normal Disk Controller to RAID Controller'
[patent_app_type] => utility
[patent_app_number] => 12/204343
[patent_app_country] => US
[patent_app_date] => 2008-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2497
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20100057987.pdf
[firstpage_image] =>[orig_patent_app_number] => 12204343
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/204343 | Method and System for Upgrading Normal Disk Controller to RAID Controller | Sep 3, 2008 | Abandoned |
Array
(
[id] => 6227620
[patent_doc_number] => 20100058044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'MULTIPROCESSOR COMMUNICATION DEVICE AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/203456
[patent_app_country] => US
[patent_app_date] => 2008-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2841
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20100058044.pdf
[firstpage_image] =>[orig_patent_app_number] => 12203456
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/203456 | Multiprocessor communication device and methods thereof | Sep 2, 2008 | Issued |
Array
(
[id] => 5325886
[patent_doc_number] => 20090063876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-05
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/202605
[patent_app_country] => US
[patent_app_date] => 2008-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6013
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20090063876.pdf
[firstpage_image] =>[orig_patent_app_number] => 12202605
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/202605 | Information processing apparatus and semiconductor integrated circuit | Sep 1, 2008 | Issued |
Array
(
[id] => 6227696
[patent_doc_number] => 20100058093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'System and Method for Energy and Assets Saving and for Improving Ownership and Sustainability Awareness'
[patent_app_type] => utility
[patent_app_number] => 12/203033
[patent_app_country] => US
[patent_app_date] => 2008-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7788
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20100058093.pdf
[firstpage_image] =>[orig_patent_app_number] => 12203033
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/203033 | System and method for energy and assets saving and for improving ownership and sustainability awareness | Sep 1, 2008 | Issued |
Array
(
[id] => 4700253
[patent_doc_number] => 20080222437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-11
[patent_title] => 'Low power computer with main and auxiliary processors'
[patent_app_type] => utility
[patent_app_number] => 12/152030
[patent_app_country] => US
[patent_app_date] => 2008-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 11234
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20080222437.pdf
[firstpage_image] =>[orig_patent_app_number] => 12152030
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/152030 | Low power computer with main and auxiliary processors | May 11, 2008 | Issued |
Array
(
[id] => 4700173
[patent_doc_number] => 20080222357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-11
[patent_title] => 'Low power computer with main and auxiliary processors'
[patent_app_type] => utility
[patent_app_number] => 12/151526
[patent_app_country] => US
[patent_app_date] => 2008-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 11234
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20080222357.pdf
[firstpage_image] =>[orig_patent_app_number] => 12151526
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/151526 | Low power computer with main and auxiliary processors | May 6, 2008 | Issued |
Array
(
[id] => 8918840
[patent_doc_number] => RE044383
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2013-07-16
[patent_title] => 'Method of self-synchronization of configurable elements of a programmable module'
[patent_app_type] => reissue
[patent_app_number] => 12/109280
[patent_app_country] => US
[patent_app_date] => 2008-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 6986
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12109280
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/109280 | Method of self-synchronization of configurable elements of a programmable module | Apr 23, 2008 | Issued |
Array
(
[id] => 5332700
[patent_doc_number] => 20090113177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'INTEGRATED CIRCUIT WITH DMA MODULE FOR LOADING PORTIONS OF CODE TO A CODE MEMORY FOR EXECUTION BY A HOST PROCESSOR THAT CONTROLS A VIDEO DECODER'
[patent_app_type] => utility
[patent_app_number] => 12/106437
[patent_app_country] => US
[patent_app_date] => 2008-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3076
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20090113177.pdf
[firstpage_image] =>[orig_patent_app_number] => 12106437
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/106437 | INTEGRATED CIRCUIT WITH DMA MODULE FOR LOADING PORTIONS OF CODE TO A CODE MEMORY FOR EXECUTION BY A HOST PROCESSOR THAT CONTROLS A VIDEO DECODER | Apr 20, 2008 | Abandoned |
Array
(
[id] => 5475929
[patent_doc_number] => 20090249095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-01
[patent_title] => 'User driven power conservation in processor-based systems'
[patent_app_type] => utility
[patent_app_number] => 12/079307
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2466
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0249/20090249095.pdf
[firstpage_image] =>[orig_patent_app_number] => 12079307
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/079307 | User driven power conservation in processor-based systems | Mar 25, 2008 | Abandoned |
Array
(
[id] => 8438230
[patent_doc_number] => 08286014
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-09
[patent_title] => 'Power management for a system on a chip (SoC)'
[patent_app_type] => utility
[patent_app_number] => 12/079185
[patent_app_country] => US
[patent_app_date] => 2008-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2844
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12079185
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/079185 | Power management for a system on a chip (SoC) | Mar 24, 2008 | Issued |
Array
(
[id] => 8626983
[patent_doc_number] => 08359487
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-22
[patent_title] => 'System and method for effectively performing a clock adjustment procedure'
[patent_app_type] => utility
[patent_app_number] => 12/077422
[patent_app_country] => US
[patent_app_date] => 2008-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4221
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12077422
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/077422 | System and method for effectively performing a clock adjustment procedure | Mar 18, 2008 | Issued |
Array
(
[id] => 4708707
[patent_doc_number] => 20080297233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/076485
[patent_app_country] => US
[patent_app_date] => 2008-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6975
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0297/20080297233.pdf
[firstpage_image] =>[orig_patent_app_number] => 12076485
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/076485 | Semiconductor integrated circuit | Mar 18, 2008 | Issued |