Jack Cooper

Array ( [id] => 128138 [patent_doc_number] => 07707445 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-27 [patent_title] => 'Integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/202944 [patent_app_country] => US [patent_app_date] => 2005-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4678 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/707/07707445.pdf [firstpage_image] =>[orig_patent_app_number] => 11202944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7593721 [patent_doc_number] => 07627746 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-12-01 [patent_title] => 'Network appliance management' [patent_app_type] => utility [patent_app_number] => 11/200646 [patent_app_country] => US [patent_app_date] => 2005-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 2567 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/627/07627746.pdf [firstpage_image] =>[orig_patent_app_number] => 11200646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 188659 [patent_doc_number] => 07647514 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-12 [patent_title] => 'Reducing power consumption at a cache' [patent_app_type] => utility [patent_app_number] => 11/198559 [patent_app_country] => US [patent_app_date] => 2005-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3475 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/647/07647514.pdf [firstpage_image] =>[orig_patent_app_number] => 11198559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 873694 [patent_doc_number] => 07366939 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-29 [patent_title] => 'Providing precise timing control between multiple standardized test instrumentation chassis' [patent_app_type] => utility [patent_app_number] => 11/196873 [patent_app_country] => US [patent_app_date] => 2005-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 7010 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/366/07366939.pdf [firstpage_image] =>[orig_patent_app_number] => 11196873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5838903 [patent_doc_number] => 20060119390 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-08 [patent_title] => 'Low voltage logic operation using higher voltage supply levels' [patent_app_type] => utility [patent_app_number] => 11/179106 [patent_app_country] => US [patent_app_date] => 2005-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 10040 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20060119390.pdf [firstpage_image] =>[orig_patent_app_number] => 11179106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 38309 [patent_doc_number] => 07788509 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-31 [patent_title] => 'Low voltage logic operation using higher voltage supply levels' [patent_app_type] => utility [patent_app_number] => 11/179100 [patent_app_country] => US [patent_app_date] => 2005-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 28 [patent_no_of_words] => 10040 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/788/07788509.pdf [firstpage_image] =>[orig_patent_app_number] => 11179100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 38310 [patent_doc_number] => 07788510 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-31 [patent_title] => 'Low voltage logic operation using higher voltage supply levels' [patent_app_type] => utility [patent_app_number] => 11/179904 [patent_app_country] => US [patent_app_date] => 2005-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 28 [patent_no_of_words] => 10041 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/788/07788510.pdf [firstpage_image] =>[orig_patent_app_number] => 11179904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4993542 [patent_doc_number] => 20070008887 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Platform power management of a computing device using quality of service requirements of software tasks' [patent_app_type] => utility [patent_app_number] => 11/165700 [patent_app_country] => US [patent_app_date] => 2005-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3452 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20070008887.pdf [firstpage_image] =>[orig_patent_app_number] => 11165700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4963507 [patent_doc_number] => 20080106327 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-08 [patent_title] => 'Closed-Loop Control for Performance Tuning' [patent_app_type] => utility [patent_app_number] => 11/629716 [patent_app_country] => US [patent_app_date] => 2005-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7014 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20080106327.pdf [firstpage_image] =>[orig_patent_app_number] => 11629716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5774068 [patent_doc_number] => 20050268082 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-01 [patent_title] => 'Method and apparatus to boot system from the USB port' [patent_app_type] => utility [patent_app_number] => 11/146490 [patent_app_country] => US [patent_app_date] => 2005-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1427 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20050268082.pdf [firstpage_image] =>[orig_patent_app_number] => 11146490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 290448 [patent_doc_number] => 07549074 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-16 [patent_title] => 'Content deskewing for multichannel synchronization' [patent_app_type] => utility [patent_app_number] => 11/143370 [patent_app_country] => US [patent_app_date] => 2005-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4060 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/549/07549074.pdf [firstpage_image] =>[orig_patent_app_number] => 11143370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7255315 [patent_doc_number] => 20050273590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-08 [patent_title] => 'Multiple over-clocking main board and control method thereof' [patent_app_type] => utility [patent_app_number] => 11/142373 [patent_app_country] => US [patent_app_date] => 2005-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3114 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20050273590.pdf [firstpage_image] =>[orig_patent_app_number] => 11142373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 38308 [patent_doc_number] => 07788508 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-08-31 [patent_title] => 'System and method for rapidly increasing a rising slew rate of an adjustable supply voltage in adaptive voltage scaling' [patent_app_type] => utility [patent_app_number] => 11/138037 [patent_app_country] => US [patent_app_date] => 2005-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5394 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/788/07788508.pdf [firstpage_image] =>[orig_patent_app_number] => 11138037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 241401 [patent_doc_number] => 07594127 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-22 [patent_title] => 'Low voltage logic operation using higher voltage supply levels' [patent_app_type] => utility [patent_app_number] => 11/098129 [patent_app_country] => US [patent_app_date] => 2005-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 28 [patent_no_of_words] => 10026 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/594/07594127.pdf [firstpage_image] =>[orig_patent_app_number] => 11098129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5684420 [patent_doc_number] => 20060200690 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'System and method of coherent data transfer during processor idle states' [patent_app_type] => utility [patent_app_number] => 11/074233 [patent_app_country] => US [patent_app_date] => 2005-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3111 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20060200690.pdf [firstpage_image] =>[orig_patent_app_number] => 11074233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 362574 [patent_doc_number] => 07487343 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-02-03 [patent_title] => 'Method and apparatus for boot image selection and recovery via a remote management module' [patent_app_type] => utility [patent_app_number] => 11/073260 [patent_app_country] => US [patent_app_date] => 2005-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 5923 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/487/07487343.pdf [firstpage_image] =>[orig_patent_app_number] => 11073260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 912326 [patent_doc_number] => 07334140 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-19 [patent_title] => 'Apparatus and method to selectively provide power to one or more components disposed in an information storage and retrieval system' [patent_app_type] => utility [patent_app_number] => 11/073270 [patent_app_country] => US [patent_app_date] => 2005-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4479 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/334/07334140.pdf [firstpage_image] =>[orig_patent_app_number] => 11073270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 586628 [patent_doc_number] => 07467291 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-12-16 [patent_title] => 'System and method for calibrating headroom margin' [patent_app_type] => utility [patent_app_number] => 11/068148 [patent_app_country] => US [patent_app_date] => 2005-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3698 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/467/07467291.pdf [firstpage_image] =>[orig_patent_app_number] => 11068148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6968308 [patent_doc_number] => 20050235176 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-20 [patent_title] => 'Intelligent frequency and voltage margining' [patent_app_type] => utility [patent_app_number] => 11/065883 [patent_app_country] => US [patent_app_date] => 2005-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3260 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20050235176.pdf [firstpage_image] =>[orig_patent_app_number] => 11065883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7245531 [patent_doc_number] => 20050141301 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-30 [patent_title] => 'Semiconductor device and method of controlling the semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/063992 [patent_app_country] => US [patent_app_date] => 2005-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7299 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20050141301.pdf [firstpage_image] =>[orig_patent_app_number] => 11063992 [rel_patent_id] =>[rel_patent_doc_number] =>)