
Jack Cooper
Examiner (ID: 2250)
| Most Active Art Unit | 1103 |
| Art Unit(s) | 1108, 1111, 1107, 1103, 1109 |
| Total Applications | 844 |
| Issued Applications | 585 |
| Pending Applications | 2 |
| Abandoned Applications | 257 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5679561
[patent_doc_number] => 20060184917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-17
[patent_title] => 'System And Method for Verifying Compatibility of Computer Equipment with a Software Product'
[patent_app_type] => utility
[patent_app_number] => 10/906302
[patent_app_country] => US
[patent_app_date] => 2005-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6139
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20060184917.pdf
[firstpage_image] =>[orig_patent_app_number] => 10906302
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/906302 | System and method for verifying compatibility of computer equipment with a software product | Feb 13, 2005 | Issued |
Array
(
[id] => 5706160
[patent_doc_number] => 20060195208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-31
[patent_title] => 'System and method for information handling system manufacture with verified hardware configuration'
[patent_app_type] => utility
[patent_app_number] => 11/035910
[patent_app_country] => US
[patent_app_date] => 2005-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2760
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20060195208.pdf
[firstpage_image] =>[orig_patent_app_number] => 11035910
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/035910 | System and method for information handling system manufacture with verified hardware configuration | Jan 13, 2005 | Issued |
Array
(
[id] => 5749352
[patent_doc_number] => 20060112286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-25
[patent_title] => 'Method for dynamically reprovisioning applications and other server resources in a computer center in response to power and heat dissipation requirements'
[patent_app_type] => utility
[patent_app_number] => 10/994417
[patent_app_country] => US
[patent_app_date] => 2004-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3028
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0112/20060112286.pdf
[firstpage_image] =>[orig_patent_app_number] => 10994417
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/994417 | Method for dynamically reprovisioning applications and other server resources in a computer center in response to power and heat dissipation requirements | Nov 22, 2004 | Abandoned |
Array
(
[id] => 321402
[patent_doc_number] => 07523339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Information processing apparatus and media storage apparatus using the same'
[patent_app_type] => utility
[patent_app_number] => 10/980429
[patent_app_country] => US
[patent_app_date] => 2004-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4372
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/523/07523339.pdf
[firstpage_image] =>[orig_patent_app_number] => 10980429
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/980429 | Information processing apparatus and media storage apparatus using the same | Nov 2, 2004 | Issued |
Array
(
[id] => 820059
[patent_doc_number] => 07412609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-12
[patent_title] => 'Handling wake events in a device driver'
[patent_app_type] => utility
[patent_app_number] => 10/953306
[patent_app_country] => US
[patent_app_date] => 2004-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15624
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/412/07412609.pdf
[firstpage_image] =>[orig_patent_app_number] => 10953306
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/953306 | Handling wake events in a device driver | Sep 28, 2004 | Issued |
Array
(
[id] => 258168
[patent_doc_number] => 07577856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Unified device power management engine'
[patent_app_type] => utility
[patent_app_number] => 10/953942
[patent_app_country] => US
[patent_app_date] => 2004-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15404
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/577/07577856.pdf
[firstpage_image] =>[orig_patent_app_number] => 10953942
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/953942 | Unified device power management engine | Sep 28, 2004 | Issued |
Array
(
[id] => 7031603
[patent_doc_number] => 20050030112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-10
[patent_title] => 'Information processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/936986
[patent_app_country] => US
[patent_app_date] => 2004-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10960
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20050030112.pdf
[firstpage_image] =>[orig_patent_app_number] => 10936986
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/936986 | Apparatus for selecting and outputting either a first clock signal or a second clock signal | Sep 8, 2004 | Issued |
Array
(
[id] => 873699
[patent_doc_number] => 07366942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-29
[patent_title] => 'Method and apparatus for high-speed input sampling'
[patent_app_type] => utility
[patent_app_number] => 10/918008
[patent_app_country] => US
[patent_app_date] => 2004-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4323
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/366/07366942.pdf
[firstpage_image] =>[orig_patent_app_number] => 10918008
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/918008 | Method and apparatus for high-speed input sampling | Aug 11, 2004 | Issued |
Array
(
[id] => 912267
[patent_doc_number] => 07334117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-19
[patent_title] => 'Device boot loader for processing one or more requests from a host computer system concurrently with loading or updating the firmware of the device'
[patent_app_type] => utility
[patent_app_number] => 10/911094
[patent_app_country] => US
[patent_app_date] => 2004-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 10128
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/334/07334117.pdf
[firstpage_image] =>[orig_patent_app_number] => 10911094
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/911094 | Device boot loader for processing one or more requests from a host computer system concurrently with loading or updating the firmware of the device | Aug 3, 2004 | Issued |
Array
(
[id] => 5822137
[patent_doc_number] => 20060026450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-02
[patent_title] => 'Dynamic clock control circuit and method'
[patent_app_type] => utility
[patent_app_number] => 10/902344
[patent_app_country] => US
[patent_app_date] => 2004-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6680
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0026/20060026450.pdf
[firstpage_image] =>[orig_patent_app_number] => 10902344
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/902344 | Dynamic clock control circuit and method | Jul 28, 2004 | Issued |
Array
(
[id] => 873673
[patent_doc_number] => 07366928
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-29
[patent_title] => 'Voltage regulation control unit for determining a percent voltage regulation of a CPU core voltage based on a spec signal from the CPU'
[patent_app_type] => utility
[patent_app_number] => 10/866104
[patent_app_country] => US
[patent_app_date] => 2004-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4365
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/366/07366928.pdf
[firstpage_image] =>[orig_patent_app_number] => 10866104
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/866104 | Voltage regulation control unit for determining a percent voltage regulation of a CPU core voltage based on a spec signal from the CPU | Jun 13, 2004 | Issued |
Array
(
[id] => 7013657
[patent_doc_number] => 20050066211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-24
[patent_title] => 'Process for time synchronization of at least two clocks in a microprocessor system'
[patent_app_type] => utility
[patent_app_number] => 10/866097
[patent_app_country] => US
[patent_app_date] => 2004-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5543
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20050066211.pdf
[firstpage_image] =>[orig_patent_app_number] => 10866097
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/866097 | Process for time synchronization of at least two clocks in a microprocessor system | Jun 13, 2004 | Issued |
Array
(
[id] => 7054833
[patent_doc_number] => 20050276005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'Electronic device and method for managing power distribution therein'
[patent_app_type] => utility
[patent_app_number] => 10/865200
[patent_app_country] => US
[patent_app_date] => 2004-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2290
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0276/20050276005.pdf
[firstpage_image] =>[orig_patent_app_number] => 10865200
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/865200 | Electronic device and method for managing power distribution therein | Jun 9, 2004 | Issued |
Array
(
[id] => 106943
[patent_doc_number] => 07730335
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Low power computer with main and auxiliary processors'
[patent_app_type] => utility
[patent_app_number] => 10/865732
[patent_app_country] => US
[patent_app_date] => 2004-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 43
[patent_no_of_words] => 11218
[patent_no_of_claims] => 75
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/730/07730335.pdf
[firstpage_image] =>[orig_patent_app_number] => 10865732
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/865732 | Low power computer with main and auxiliary processors | Jun 9, 2004 | Issued |
Array
(
[id] => 7321495
[patent_doc_number] => 20040225907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-11
[patent_title] => 'Sleep state transitioning'
[patent_app_type] => new
[patent_app_number] => 10/862946
[patent_app_country] => US
[patent_app_date] => 2004-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4000
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0225/20040225907.pdf
[firstpage_image] =>[orig_patent_app_number] => 10862946
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/862946 | Sleep state transitioning | Jun 7, 2004 | Abandoned |
Array
(
[id] => 7100353
[patent_doc_number] => 20050132179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-16
[patent_title] => 'Applying custom software image updates to non-volatile storage in a failsafe manner'
[patent_app_type] => utility
[patent_app_number] => 10/837250
[patent_app_country] => US
[patent_app_date] => 2004-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 14766
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20050132179.pdf
[firstpage_image] =>[orig_patent_app_number] => 10837250
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/837250 | Applying custom software image updates to non-volatile storage in a failsafe manner | Apr 30, 2004 | Issued |
Array
(
[id] => 379068
[patent_doc_number] => 07313708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-25
[patent_title] => 'Interlocked plug and play with power management for operating systems'
[patent_app_type] => utility
[patent_app_number] => 10/833534
[patent_app_country] => US
[patent_app_date] => 2004-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15369
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/313/07313708.pdf
[firstpage_image] =>[orig_patent_app_number] => 10833534
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/833534 | Interlocked plug and play with power management for operating systems | Apr 27, 2004 | Issued |
Array
(
[id] => 384793
[patent_doc_number] => 07308586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-11
[patent_title] => 'Interlocked plug and play with power management for operating systems'
[patent_app_type] => utility
[patent_app_number] => 10/833542
[patent_app_country] => US
[patent_app_date] => 2004-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15365
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/308/07308586.pdf
[firstpage_image] =>[orig_patent_app_number] => 10833542
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/833542 | Interlocked plug and play with power management for operating systems | Apr 27, 2004 | Issued |
Array
(
[id] => 7071172
[patent_doc_number] => 20050246557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-03
[patent_title] => 'Laptop computer recharging using Ethernet connection'
[patent_app_type] => utility
[patent_app_number] => 10/833603
[patent_app_country] => US
[patent_app_date] => 2004-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3483
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20050246557.pdf
[firstpage_image] =>[orig_patent_app_number] => 10833603
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/833603 | Laptop computer recharging using Ethernet connection | Apr 27, 2004 | Issued |
Array
(
[id] => 7277442
[patent_doc_number] => 20040236893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-25
[patent_title] => 'Bus architecture for system on a chip'
[patent_app_type] => new
[patent_app_number] => 10/800240
[patent_app_country] => US
[patent_app_date] => 2004-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3484
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20040236893.pdf
[firstpage_image] =>[orig_patent_app_number] => 10800240
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/800240 | Bus architecture for system on a chip | Mar 11, 2004 | Abandoned |