Jack I Berman
Examiner (ID: 15033, Phone: (571)272-2468 , Office: P/2881 )
Most Active Art Unit | 2506 |
Art Unit(s) | 2899, 2881, 2506, 2878 |
Total Applications | 2582 |
Issued Applications | 2249 |
Pending Applications | 67 |
Abandoned Applications | 266 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1430597
[patent_doc_number] => 06526524
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-25
[patent_title] => 'Web browser program feedback system'
[patent_app_type] => B1
[patent_app_number] => 09/408356
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4616
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/526/06526524.pdf
[firstpage_image] =>[orig_patent_app_number] => 09408356
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/408356 | Web browser program feedback system | Sep 28, 1999 | Issued |
Array
(
[id] => 1407490
[patent_doc_number] => 06560724
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-06
[patent_title] => 'Random message verification technique'
[patent_app_type] => B1
[patent_app_number] => 09/408968
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2208
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/560/06560724.pdf
[firstpage_image] =>[orig_patent_app_number] => 09408968
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/408968 | Random message verification technique | Sep 28, 1999 | Issued |
Array
(
[id] => 1417347
[patent_doc_number] => 06532553
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-11
[patent_title] => 'Debugging data processing systems'
[patent_app_type] => B1
[patent_app_number] => 09/407846
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4152
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/532/06532553.pdf
[firstpage_image] =>[orig_patent_app_number] => 09407846
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/407846 | Debugging data processing systems | Sep 28, 1999 | Issued |
Array
(
[id] => 1201110
[patent_doc_number] => 06728903
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-27
[patent_title] => 'Electric part test system'
[patent_app_type] => B1
[patent_app_number] => 09/408184
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4464
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/728/06728903.pdf
[firstpage_image] =>[orig_patent_app_number] => 09408184
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/408184 | Electric part test system | Sep 28, 1999 | Issued |
Array
(
[id] => 1348559
[patent_doc_number] => 06598182
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-22
[patent_title] => 'Electromigration and extrusion monitor and control system'
[patent_app_type] => B1
[patent_app_number] => 09/408352
[patent_app_country] => US
[patent_app_date] => 1999-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4360
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/598/06598182.pdf
[firstpage_image] =>[orig_patent_app_number] => 09408352
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/408352 | Electromigration and extrusion monitor and control system | Sep 28, 1999 | Issued |
Array
(
[id] => 1549723
[patent_doc_number] => 06374365
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-16
[patent_title] => 'Arrangement for operating two functionally parallel processors'
[patent_app_type] => B1
[patent_app_number] => 09/214444
[patent_app_country] => US
[patent_app_date] => 1999-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5272
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/374/06374365.pdf
[firstpage_image] =>[orig_patent_app_number] => 09214444
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/214444 | Arrangement for operating two functionally parallel processors | Sep 8, 1999 | Issued |
Array
(
[id] => 4424680
[patent_doc_number] => 06266778
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-24
[patent_title] => 'Split transaction I/O bus with pre-specified timing protocols to synchronously transmit packets between devices over multiple cycles'
[patent_app_type] => 1
[patent_app_number] => 9/383029
[patent_app_country] => US
[patent_app_date] => 1999-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 8701
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/266/06266778.pdf
[firstpage_image] =>[orig_patent_app_number] => 383029
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/383029 | Split transaction I/O bus with pre-specified timing protocols to synchronously transmit packets between devices over multiple cycles | Aug 24, 1999 | Issued |
Array
(
[id] => 1485152
[patent_doc_number] => 06453428
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-17
[patent_title] => 'Dual-drive fault tolerant method and system for assigning data chunks to column parity sets'
[patent_app_type] => B1
[patent_app_number] => 09/354426
[patent_app_country] => US
[patent_app_date] => 1999-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5135
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/453/06453428.pdf
[firstpage_image] =>[orig_patent_app_number] => 09354426
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/354426 | Dual-drive fault tolerant method and system for assigning data chunks to column parity sets | Jul 15, 1999 | Issued |
Array
(
[id] => 1382369
[patent_doc_number] => 06574752
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-03
[patent_title] => 'Method and system for error isolation during PCI bus configuration cycles'
[patent_app_type] => B1
[patent_app_number] => 09/353973
[patent_app_country] => US
[patent_app_date] => 1999-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2124
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/574/06574752.pdf
[firstpage_image] =>[orig_patent_app_number] => 09353973
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/353973 | Method and system for error isolation during PCI bus configuration cycles | Jul 14, 1999 | Issued |
Array
(
[id] => 1421681
[patent_doc_number] => 06543011
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-01
[patent_title] => 'Method for event recording in java'
[patent_app_type] => B1
[patent_app_number] => 09/353949
[patent_app_country] => US
[patent_app_date] => 1999-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4232
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/543/06543011.pdf
[firstpage_image] =>[orig_patent_app_number] => 09353949
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/353949 | Method for event recording in java | Jul 14, 1999 | Issued |
Array
(
[id] => 1431170
[patent_doc_number] => 06507920
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-14
[patent_title] => 'Extending synchronous busses by arbitrary lengths using native bus protocol'
[patent_app_type] => B1
[patent_app_number] => 09/354137
[patent_app_country] => US
[patent_app_date] => 1999-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 7872
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/507/06507920.pdf
[firstpage_image] =>[orig_patent_app_number] => 09354137
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/354137 | Extending synchronous busses by arbitrary lengths using native bus protocol | Jul 14, 1999 | Issued |
Array
(
[id] => 1580495
[patent_doc_number] => 06470462
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-22
[patent_title] => 'Simultaneous resynchronization by command for state machines in redundant systems'
[patent_app_type] => B1
[patent_app_number] => 09/257233
[patent_app_country] => US
[patent_app_date] => 1999-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3957
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/470/06470462.pdf
[firstpage_image] =>[orig_patent_app_number] => 09257233
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/257233 | Simultaneous resynchronization by command for state machines in redundant systems | Feb 24, 1999 | Issued |
Array
(
[id] => 1580503
[patent_doc_number] => 06470464
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-10-22
[patent_title] => 'System and method for predicting computer system performance and for making recommendations for improving its performance'
[patent_app_type] => B2
[patent_app_number] => 09/255680
[patent_app_country] => US
[patent_app_date] => 1999-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 7244
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/470/06470464.pdf
[firstpage_image] =>[orig_patent_app_number] => 09255680
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/255680 | System and method for predicting computer system performance and for making recommendations for improving its performance | Feb 22, 1999 | Issued |
Array
(
[id] => 1573853
[patent_doc_number] => 06499114
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-24
[patent_title] => 'Remote diagnostic system and method collecting sensor data according to two storage techniques'
[patent_app_type] => B1
[patent_app_number] => 09/251654
[patent_app_country] => US
[patent_app_date] => 1999-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7212
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/499/06499114.pdf
[firstpage_image] =>[orig_patent_app_number] => 09251654
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/251654 | Remote diagnostic system and method collecting sensor data according to two storage techniques | Feb 16, 1999 | Issued |
Array
(
[id] => 1585034
[patent_doc_number] => 06449737
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-10
[patent_title] => 'Command executing method of information reproducing apparatus, record medium for recording program that causes information reproducing apparatus to execute command, and disc reproducing apparatus'
[patent_app_type] => B1
[patent_app_number] => 09/249850
[patent_app_country] => US
[patent_app_date] => 1999-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 6369
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/449/06449737.pdf
[firstpage_image] =>[orig_patent_app_number] => 09249850
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/249850 | Command executing method of information reproducing apparatus, record medium for recording program that causes information reproducing apparatus to execute command, and disc reproducing apparatus | Feb 15, 1999 | Issued |
Array
(
[id] => 4274094
[patent_doc_number] => 06209102
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-27
[patent_title] => 'Method and apparatus for secure entry of access codes in a computer environment'
[patent_app_type] => 1
[patent_app_number] => 9/249043
[patent_app_country] => US
[patent_app_date] => 1999-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1905
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/209/06209102.pdf
[firstpage_image] =>[orig_patent_app_number] => 249043
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/249043 | Method and apparatus for secure entry of access codes in a computer environment | Feb 11, 1999 | Issued |
Array
(
[id] => 1513431
[patent_doc_number] => 06442709
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-27
[patent_title] => 'System and method for simulating disaster situations on peer to peer remote copy machines'
[patent_app_type] => B1
[patent_app_number] => 09/247132
[patent_app_country] => US
[patent_app_date] => 1999-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1857
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/442/06442709.pdf
[firstpage_image] =>[orig_patent_app_number] => 09247132
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/247132 | System and method for simulating disaster situations on peer to peer remote copy machines | Feb 8, 1999 | Issued |
Array
(
[id] => 1567611
[patent_doc_number] => 06438705
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-20
[patent_title] => 'Method and apparatus for building and managing multi-clustered computer systems'
[patent_app_type] => B1
[patent_app_number] => 09/240494
[patent_app_country] => US
[patent_app_date] => 1999-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9352
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/438/06438705.pdf
[firstpage_image] =>[orig_patent_app_number] => 09240494
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/240494 | Method and apparatus for building and managing multi-clustered computer systems | Jan 28, 1999 | Issued |
Array
(
[id] => 1501701
[patent_doc_number] => 06405328
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-11
[patent_title] => 'Method for resetting processor, and watchdog'
[patent_app_type] => B1
[patent_app_number] => 09/214392
[patent_app_country] => US
[patent_app_date] => 1999-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1902
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/405/06405328.pdf
[firstpage_image] =>[orig_patent_app_number] => 09214392
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/214392 | Method for resetting processor, and watchdog | Jan 27, 1999 | Issued |
Array
(
[id] => 1490250
[patent_doc_number] => 06367031
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-02
[patent_title] => 'Critical control adaption of integrated modular architecture'
[patent_app_type] => B1
[patent_app_number] => 09/213849
[patent_app_country] => US
[patent_app_date] => 1998-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3251
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/367/06367031.pdf
[firstpage_image] =>[orig_patent_app_number] => 09213849
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/213849 | Critical control adaption of integrated modular architecture | Dec 16, 1998 | Issued |