
Jack S. J. Chen
Examiner (ID: 14174, Phone: (571)272-1689 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893, 2813 |
| Total Applications | 1821 |
| Issued Applications | 1458 |
| Pending Applications | 148 |
| Abandoned Applications | 265 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20418332
[patent_doc_number] => 12501636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Power semiconductor device capable of controlling slope of current and voltage during dynamic switching
[patent_app_type] => utility
[patent_app_number] => 17/835231
[patent_app_country] => US
[patent_app_date] => 2022-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17835231
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/835231 | Power semiconductor device capable of controlling slope of current and voltage during dynamic switching | Jun 7, 2022 | Issued |
Array
(
[id] => 19594484
[patent_doc_number] => 12152314
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-26
[patent_title] => Methods for determining suitability of silicon substrates for epitaxy
[patent_app_type] => utility
[patent_app_number] => 17/834804
[patent_app_country] => US
[patent_app_date] => 2022-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3570
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17834804
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/834804 | Methods for determining suitability of silicon substrates for epitaxy | Jun 6, 2022 | Issued |
Array
(
[id] => 19153854
[patent_doc_number] => 11978778
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/739753
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 31
[patent_no_of_words] => 12221
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17739753
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/739753 | Semiconductor device | May 8, 2022 | Issued |
Array
(
[id] => 17949748
[patent_doc_number] => 20220336767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => Display System and Method for Making and Using Same
[patent_app_type] => utility
[patent_app_number] => 17/736478
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17736478
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/736478 | Display System and Method for Making and Using Same | May 3, 2022 | Pending |
Array
(
[id] => 17810835
[patent_doc_number] => 20220262670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => Methods Of Cooling Semiconductor Devices
[patent_app_type] => utility
[patent_app_number] => 17/734266
[patent_app_country] => US
[patent_app_date] => 2022-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16717
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17734266
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/734266 | Methods of cooling semiconductor devices | May 1, 2022 | Issued |
Array
(
[id] => 17985991
[patent_doc_number] => 20220352028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => SEMICONDUCTOR CHIP MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/729191
[patent_app_country] => US
[patent_app_date] => 2022-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3924
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17729191
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/729191 | Semiconductor chip manufacturing method | Apr 25, 2022 | Issued |
Array
(
[id] => 17795830
[patent_doc_number] => 20220254922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => LDMOS TRANSISTORS INCLUDING VERTICAL GATES WITH MULTIPLE DIELECTRIC SECTIONS, AND ASSOCIATED METHODS
[patent_app_type] => utility
[patent_app_number] => 17/728842
[patent_app_country] => US
[patent_app_date] => 2022-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11140
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17728842
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/728842 | LDMOS transistors including vertical gates with multiple dielectric sections, and associated methods | Apr 24, 2022 | Issued |
Array
(
[id] => 18061915
[patent_doc_number] => 20220393002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE AND SILICON CARBIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/726980
[patent_app_country] => US
[patent_app_date] => 2022-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 301
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17726980
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/726980 | Method of manufacturing silicon carbide semiconductor device and silicon carbide semiconductor device | Apr 21, 2022 | Issued |
Array
(
[id] => 18402177
[patent_doc_number] => 11664326
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Manufacturing method of a semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/715750
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 53
[patent_no_of_words] => 14167
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715750 | Manufacturing method of a semiconductor memory device | Apr 6, 2022 | Issued |
Array
(
[id] => 18402177
[patent_doc_number] => 11664326
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Manufacturing method of a semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/715750
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 53
[patent_no_of_words] => 14167
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715750 | Manufacturing method of a semiconductor memory device | Apr 6, 2022 | Issued |
Array
(
[id] => 18402177
[patent_doc_number] => 11664326
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Manufacturing method of a semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/715750
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 53
[patent_no_of_words] => 14167
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715750 | Manufacturing method of a semiconductor memory device | Apr 6, 2022 | Issued |
Array
(
[id] => 18402177
[patent_doc_number] => 11664326
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Manufacturing method of a semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/715750
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 53
[patent_no_of_words] => 14167
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715750 | Manufacturing method of a semiconductor memory device | Apr 6, 2022 | Issued |
Array
(
[id] => 18721659
[patent_doc_number] => 11799016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Fabrication of electronic devices using sacrificial seed layers
[patent_app_type] => utility
[patent_app_number] => 17/710092
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 8
[patent_no_of_words] => 2213
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17710092
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/710092 | Fabrication of electronic devices using sacrificial seed layers | Mar 30, 2022 | Issued |
Array
(
[id] => 17723615
[patent_doc_number] => 20220216337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/705407
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4710
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17705407
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/705407 | Semiconductor device and manufacturing method thereof | Mar 27, 2022 | Issued |
Array
(
[id] => 18840170
[patent_doc_number] => 11848249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-19
[patent_title] => Manufacturing method for thermal conductive layer, manufacturing method for laminate, and manufacturing method for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/699181
[patent_app_country] => US
[patent_app_date] => 2022-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 43766
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17699181
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/699181 | Manufacturing method for thermal conductive layer, manufacturing method for laminate, and manufacturing method for semiconductor device | Mar 20, 2022 | Issued |
Array
(
[id] => 18255842
[patent_doc_number] => 20230082881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, INVERTER CIRCUIT, DRIVE DEVICE, VEHICLE, AND ELEVATOR
[patent_app_type] => utility
[patent_app_number] => 17/653168
[patent_app_country] => US
[patent_app_date] => 2022-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13434
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653168
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653168 | Semiconductor device, semiconductor device manufacturing method, inverter circuit, drive device, vehicle, and elevator | Mar 1, 2022 | Issued |
Array
(
[id] => 17949277
[patent_doc_number] => 20220336296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/681536
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7105
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17681536
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/681536 | Method of manufacturing silicon carbide semiconductor device | Feb 24, 2022 | Issued |
Array
(
[id] => 18967634
[patent_doc_number] => 11901417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => GaN/diamond wafers
[patent_app_type] => utility
[patent_app_number] => 17/678967
[patent_app_country] => US
[patent_app_date] => 2022-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 5039
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17678967
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/678967 | GaN/diamond wafers | Feb 22, 2022 | Issued |
Array
(
[id] => 18967635
[patent_doc_number] => 11901418
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => GaN/diamond wafers
[patent_app_type] => utility
[patent_app_number] => 17/678975
[patent_app_country] => US
[patent_app_date] => 2022-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 4744
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17678975
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/678975 | GaN/diamond wafers | Feb 22, 2022 | Issued |
Array
(
[id] => 19913671
[patent_doc_number] => 12289904
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Nitride-based semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/671558
[patent_app_country] => US
[patent_app_date] => 2022-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 6522
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17671558
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/671558 | Nitride-based semiconductor device and method for manufacturing the same | Feb 13, 2022 | Issued |