Jacqueline V. Howard

Array ( [id] => 3104068 [patent_doc_number] => 05369621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Domino style address predecoder' [patent_app_type] => 1 [patent_app_number] => 7/935952 [patent_app_country] => US [patent_app_date] => 1992-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4334 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369621.pdf [firstpage_image] =>[orig_patent_app_number] => 935952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122938 [patent_doc_number] => 05414666 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-09 [patent_title] => 'Memory control device' [patent_app_type] => 1 [patent_app_number] => 7/921110 [patent_app_country] => US [patent_app_date] => 1992-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 3692 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/414/05414666.pdf [firstpage_image] =>[orig_patent_app_number] => 921110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020513 [patent_doc_number] => 05276650 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Memory array size reduction' [patent_app_type] => 1 [patent_app_number] => 7/921892 [patent_app_country] => US [patent_app_date] => 1992-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4008 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276650.pdf [firstpage_image] =>[orig_patent_app_number] => 921892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3029571 [patent_doc_number] => 05303195 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-12 [patent_title] => 'Transducer system' [patent_app_type] => 1 [patent_app_number] => 7/920265 [patent_app_country] => US [patent_app_date] => 1992-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 7477 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/303/05303195.pdf [firstpage_image] =>[orig_patent_app_number] => 920265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2904429 [patent_doc_number] => 05270969 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Electrically programmable nonvolatile semiconductor memory device with nand cell structure' [patent_app_type] => 1 [patent_app_number] => 7/913451 [patent_app_country] => US [patent_app_date] => 1992-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 47 [patent_no_of_words] => 13550 [patent_no_of_claims] => 88 [patent_no_of_ind_claims] => 68 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270969.pdf [firstpage_image] =>[orig_patent_app_number] => 913451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3425617 [patent_doc_number] => 05394373 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'Semiconductor memory having a high-speed address decoder' [patent_app_type] => 1 [patent_app_number] => 7/854642 [patent_app_country] => US [patent_app_date] => 1992-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8066 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394373.pdf [firstpage_image] =>[orig_patent_app_number] => 854642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3103409 [patent_doc_number] => 05313416 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-17 [patent_title] => 'Semiconductor memory control device and method of mounting same in high density' [patent_app_type] => 1 [patent_app_number] => 7/907041 [patent_app_country] => US [patent_app_date] => 1992-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 2432 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/313/05313416.pdf [firstpage_image] =>[orig_patent_app_number] => 907041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3076676 [patent_doc_number] => 05311476 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-10 [patent_title] => 'Semiconductor memory, components and layout arrangements thereof, and method of testing the memory' [patent_app_type] => 1 [patent_app_number] => 7/943341 [patent_app_country] => US [patent_app_date] => 1992-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 68 [patent_no_of_words] => 27254 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/311/05311476.pdf [firstpage_image] =>[orig_patent_app_number] => 943341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2908508 [patent_doc_number] => 05245566 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-14 [patent_title] => 'Programmable semiconductor' [patent_app_type] => 1 [patent_app_number] => 7/900509 [patent_app_country] => US [patent_app_date] => 1992-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 7070 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/245/05245566.pdf [firstpage_image] =>[orig_patent_app_number] => 900509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3055330 [patent_doc_number] => 05287300 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'Three-dimensional magnetic bubble memory system' [patent_app_type] => 1 [patent_app_number] => 7/893823 [patent_app_country] => US [patent_app_date] => 1992-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 1916 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/287/05287300.pdf [firstpage_image] =>[orig_patent_app_number] => 893823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3422192 [patent_doc_number] => 05444663 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Semiconductor integrated circuit operable and programmable at multiple voltage levels' [patent_app_type] => 1 [patent_app_number] => 7/893802 [patent_app_country] => US [patent_app_date] => 1992-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 12183 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444663.pdf [firstpage_image] =>[orig_patent_app_number] => 893802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3076076 [patent_doc_number] => 05353247 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Optical mass storage system and memory cell incorporated therein' [patent_app_type] => 1 [patent_app_number] => 7/889490 [patent_app_country] => US [patent_app_date] => 1992-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 8059 [patent_no_of_claims] => 126 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/353/05353247.pdf [firstpage_image] =>[orig_patent_app_number] => 889490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3047161 [patent_doc_number] => 05301149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Data read-out circuit for semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/871102 [patent_app_country] => US [patent_app_date] => 1992-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 5164 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301149.pdf [firstpage_image] =>[orig_patent_app_number] => 871102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3090326 [patent_doc_number] => 05321646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-14 [patent_title] => 'Layout of a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/865142 [patent_app_country] => US [patent_app_date] => 1992-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6309 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/321/05321646.pdf [firstpage_image] =>[orig_patent_app_number] => 865142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2925002 [patent_doc_number] => 05179539 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-12 [patent_title] => 'Large scale integrated circuit having low internal operating voltage' [patent_app_type] => 1 [patent_app_number] => 7/865677 [patent_app_country] => US [patent_app_date] => 1992-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 54 [patent_figures_cnt] => 92 [patent_no_of_words] => 27791 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/179/05179539.pdf [firstpage_image] =>[orig_patent_app_number] => 865677 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3082481 [patent_doc_number] => 05337279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Screening processes for ferroelectric memory devices' [patent_app_type] => 1 [patent_app_number] => 7/861212 [patent_app_country] => US [patent_app_date] => 1992-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3016 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/337/05337279.pdf [firstpage_image] =>[orig_patent_app_number] => 861212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006615 [patent_doc_number] => 05363332 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Current-driven signal interface implemented in semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 7/860442 [patent_app_country] => US [patent_app_date] => 1992-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 30 [patent_no_of_words] => 13112 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 14 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363332.pdf [firstpage_image] =>[orig_patent_app_number] => 860442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3038419 [patent_doc_number] => 05317538 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'Low power DRAM' [patent_app_type] => 1 [patent_app_number] => 7/859670 [patent_app_country] => US [patent_app_date] => 1992-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1830 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317538.pdf [firstpage_image] =>[orig_patent_app_number] => 859670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3055764 [patent_doc_number] => 05287323 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/834231 [patent_app_country] => US [patent_app_date] => 1992-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4861 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/287/05287323.pdf [firstpage_image] =>[orig_patent_app_number] => 834231 [rel_patent_id] =>[rel_patent_doc_number] =>)